基于硅通孔使能定时优化的三维存储器设计

Xiaowei Chen, Seyed Alireza Pourbakhsh, L. Hou, Na Gong, Jinhui Wang
{"title":"基于硅通孔使能定时优化的三维存储器设计","authors":"Xiaowei Chen, Seyed Alireza Pourbakhsh, L. Hou, Na Gong, Jinhui Wang","doi":"10.1109/ISNE.2016.7543367","DOIUrl":null,"url":null,"abstract":"In three-dimensional (3D) integrated circuit (IC), a large number of dummy through silicon vias (TSV) are required for thermal and thinning concerns. However, limited attention is paid to the fact that these dummy TSVs can be multi-functional and used for timing purposes. In this paper, we propose to use those \"timing wasteful\" dummy TSVs to replace bit line delay cells. Also, a TSV allocation algorithm is presented to optimize the TSV array layout. Finally, three memory designs are implemented to verify the feasibility and reliability of the proposed technology. It is found that all delay cells in these 3 memories can be replaced by TSV arrays.","PeriodicalId":127324,"journal":{"name":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","volume":"16 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"3D memory design based on through silicon vias enabled timing optimization\",\"authors\":\"Xiaowei Chen, Seyed Alireza Pourbakhsh, L. Hou, Na Gong, Jinhui Wang\",\"doi\":\"10.1109/ISNE.2016.7543367\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In three-dimensional (3D) integrated circuit (IC), a large number of dummy through silicon vias (TSV) are required for thermal and thinning concerns. However, limited attention is paid to the fact that these dummy TSVs can be multi-functional and used for timing purposes. In this paper, we propose to use those \\\"timing wasteful\\\" dummy TSVs to replace bit line delay cells. Also, a TSV allocation algorithm is presented to optimize the TSV array layout. Finally, three memory designs are implemented to verify the feasibility and reliability of the proposed technology. It is found that all delay cells in these 3 memories can be replaced by TSV arrays.\",\"PeriodicalId\":127324,\"journal\":{\"name\":\"2016 5th International Symposium on Next-Generation Electronics (ISNE)\",\"volume\":\"16 3\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-05-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 5th International Symposium on Next-Generation Electronics (ISNE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISNE.2016.7543367\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2016.7543367","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在三维(3D)集成电路(IC)中,为了散热和减薄,需要大量的假导通硅孔(TSV)。然而,很少有人注意到这些虚拟tsv可以是多功能的,并用于定时目的。在本文中,我们建议使用这些“时间浪费”的虚拟tsv来取代位线延迟单元。同时,提出了一种TSV分配算法来优化TSV阵列布局。最后,通过三种存储器设计验证了所提技术的可行性和可靠性。发现这3种存储器中的延迟单元都可以用TSV阵列代替。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
3D memory design based on through silicon vias enabled timing optimization
In three-dimensional (3D) integrated circuit (IC), a large number of dummy through silicon vias (TSV) are required for thermal and thinning concerns. However, limited attention is paid to the fact that these dummy TSVs can be multi-functional and used for timing purposes. In this paper, we propose to use those "timing wasteful" dummy TSVs to replace bit line delay cells. Also, a TSV allocation algorithm is presented to optimize the TSV array layout. Finally, three memory designs are implemented to verify the feasibility and reliability of the proposed technology. It is found that all delay cells in these 3 memories can be replaced by TSV arrays.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信