DYTEST:一种使用动态可测试性措施来加速测试生成的自学习算法

W. Mao, M. Ciletti
{"title":"DYTEST:一种使用动态可测试性措施来加速测试生成的自学习算法","authors":"W. Mao, M. Ciletti","doi":"10.1109/DAC.1988.14822","DOIUrl":null,"url":null,"abstract":"The authors present a self-learning algorithm using a dynamic testability measure to accelerate test generation. They introduce the concepts of full-logic-value label-backward implication, dependent backtrack, and K-limited backtracks. Results indicating a high fault coverage are presented for ten benchmark combinational circuits.<<ETX>>","PeriodicalId":230716,"journal":{"name":"25th ACM/IEEE, Design Automation Conference.Proceedings 1988.","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"DYTEST: a self-learning algorithm using dynamic testability measures to accelerate test generation\",\"authors\":\"W. Mao, M. Ciletti\",\"doi\":\"10.1109/DAC.1988.14822\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors present a self-learning algorithm using a dynamic testability measure to accelerate test generation. They introduce the concepts of full-logic-value label-backward implication, dependent backtrack, and K-limited backtracks. Results indicating a high fault coverage are presented for ten benchmark combinational circuits.<<ETX>>\",\"PeriodicalId\":230716,\"journal\":{\"name\":\"25th ACM/IEEE, Design Automation Conference.Proceedings 1988.\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1988-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"25th ACM/IEEE, Design Automation Conference.Proceedings 1988.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DAC.1988.14822\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"25th ACM/IEEE, Design Automation Conference.Proceedings 1988.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1988.14822","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

作者提出了一种采用动态可测试性度量的自学习算法来加速测试生成。他们引入了全逻辑值标签向后蕴涵、依赖回溯和k限制回溯的概念。结果表明,10种基准组合电路具有较高的故障覆盖率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
DYTEST: a self-learning algorithm using dynamic testability measures to accelerate test generation
The authors present a self-learning algorithm using a dynamic testability measure to accelerate test generation. They introduce the concepts of full-logic-value label-backward implication, dependent backtrack, and K-limited backtracks. Results indicating a high fault coverage are presented for ten benchmark combinational circuits.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信