An Embedded Programmable Logic Matrix (ePLX) for flexible functions on SoC

In this paper, we propose embedded programmable logic matrix (ePLX) which is suitable for flexible system on chip (SoC). The ePLX architecture is based on the dense two input look-up-table(LUT) array and the hierarchical wiring resources, which are global/local wiring resources and with simple mapping tools. The compile flow of ePLX is also the simple one with the standard design environments, basically. We have verified the advantage of this architecture by programming the function module and mapping the circuits with high usage efficiency and doubling operation speed. The physical architecture of ePLX uses the divided power supply LUT and wiring resources that consists of SRAM with CMOS transfer gate switch elements. These techniques enable to handle the 0.6V level FV controllable programmable devices for the power management SoC. The ePLX can provide the unique additional merits for many applications under the platform design environments.