简化IEEE 1284软IP设计,实现系统集成电路

Jung-Han Lee, Dong-Wook Kim, W. Cho
{"title":"简化IEEE 1284软IP设计,实现系统集成电路","authors":"Jung-Han Lee, Dong-Wook Kim, W. Cho","doi":"10.1109/APASIC.1999.824081","DOIUrl":null,"url":null,"abstract":"The authors propose an IEEE 1284 soft IP for system IC implementation. They designed a reduced mode for high-speed and small gate count. The designed IP can be used as a system IC. After simulation the authors verified the designed IP for specific process technology for an actual system IC design process. Finally, they considered which form of IP can be used efficiently for the algorithm level of system IC design.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Reduced IEEE 1284 soft IP design for system IC implementation\",\"authors\":\"Jung-Han Lee, Dong-Wook Kim, W. Cho\",\"doi\":\"10.1109/APASIC.1999.824081\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors propose an IEEE 1284 soft IP for system IC implementation. They designed a reduced mode for high-speed and small gate count. The designed IP can be used as a system IC. After simulation the authors verified the designed IP for specific process technology for an actual system IC design process. Finally, they considered which form of IP can be used efficiently for the algorithm level of system IC design.\",\"PeriodicalId\":346808,\"journal\":{\"name\":\"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)\",\"volume\":\"49 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-08-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APASIC.1999.824081\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.1999.824081","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

作者提出了一种用于系统集成电路实现的IEEE 1284软IP。他们设计了一种减少高速和小栅极计数的模式。设计的IP可以作为系统集成电路使用。通过仿真,作者在实际系统集成电路设计过程中验证了所设计的IP适用于特定的工艺技术。最后,他们考虑了哪种形式的IP可以有效地用于系统集成电路设计的算法级。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Reduced IEEE 1284 soft IP design for system IC implementation
The authors propose an IEEE 1284 soft IP for system IC implementation. They designed a reduced mode for high-speed and small gate count. The designed IP can be used as a system IC. After simulation the authors verified the designed IP for specific process technology for an actual system IC design process. Finally, they considered which form of IP can be used efficiently for the algorithm level of system IC design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信