采用噪声消除技术的0.13µm CMOS 12mW 5GHz宽带低噪声放大器

H. Kim, Jiyoung Tak, Jinju Lee, Jihye Shin, Jung-Won Han, Sung Min Park
{"title":"采用噪声消除技术的0.13µm CMOS 12mW 5GHz宽带低噪声放大器","authors":"H. Kim, Jiyoung Tak, Jinju Lee, Jihye Shin, Jung-Won Han, Sung Min Park","doi":"10.1109/IMWS2.2011.6027203","DOIUrl":null,"url":null,"abstract":"This paper presents a wideband low-noise amplifier (LNA) exploiting noise cancellation technique, which operates at 800MHz–5.7GHz for low-power multi-standard applications. Implemented in a 0.13µm CMOS technology, the measured results of the LNA demonstrate the maximum gain of 11.7dB in the frequency range of 811MHz∼5.7GHz, the noise figure of 2.58∼5.11dB within the bandwidth, the input-referred third order intercept point (IIP3) of 1.6dBm at 2.4GHz, and the power consumption of 12mW from a single 1.2V supply. The chip occupies the total area of 0.7×0.9mm2.","PeriodicalId":367154,"journal":{"name":"2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals","volume":"114 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 12mW 5GHz wideband low-noise amplifier in 0.13µm CMOS using noise cancellation\",\"authors\":\"H. Kim, Jiyoung Tak, Jinju Lee, Jihye Shin, Jung-Won Han, Sung Min Park\",\"doi\":\"10.1109/IMWS2.2011.6027203\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a wideband low-noise amplifier (LNA) exploiting noise cancellation technique, which operates at 800MHz–5.7GHz for low-power multi-standard applications. Implemented in a 0.13µm CMOS technology, the measured results of the LNA demonstrate the maximum gain of 11.7dB in the frequency range of 811MHz∼5.7GHz, the noise figure of 2.58∼5.11dB within the bandwidth, the input-referred third order intercept point (IIP3) of 1.6dBm at 2.4GHz, and the power consumption of 12mW from a single 1.2V supply. The chip occupies the total area of 0.7×0.9mm2.\",\"PeriodicalId\":367154,\"journal\":{\"name\":\"2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals\",\"volume\":\"114 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-09-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMWS2.2011.6027203\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMWS2.2011.6027203","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种基于噪声消除技术的宽带低噪声放大器(LNA),工作频率为800MHz-5.7GHz,适用于低功耗多标准应用。LNA采用0.13µm CMOS技术实现,测量结果表明,在811MHz ~ 5.7GHz频率范围内,最大增益为11.7dB,带宽范围内噪声系数为2.58 ~ 5.11dB, 2.4GHz时输入参考三阶截距点(IIP3)为1.6dBm,单路1.2V电源功耗为12mW。芯片的总面积为0.7×0.9mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 12mW 5GHz wideband low-noise amplifier in 0.13µm CMOS using noise cancellation
This paper presents a wideband low-noise amplifier (LNA) exploiting noise cancellation technique, which operates at 800MHz–5.7GHz for low-power multi-standard applications. Implemented in a 0.13µm CMOS technology, the measured results of the LNA demonstrate the maximum gain of 11.7dB in the frequency range of 811MHz∼5.7GHz, the noise figure of 2.58∼5.11dB within the bandwidth, the input-referred third order intercept point (IIP3) of 1.6dBm at 2.4GHz, and the power consumption of 12mW from a single 1.2V supply. The chip occupies the total area of 0.7×0.9mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信