基于qemu的小卫星飞行软件仿真在环仿真

Rachel Misbin, A. George
{"title":"基于qemu的小卫星飞行软件仿真在环仿真","authors":"Rachel Misbin, A. George","doi":"10.1109/AERO55745.2023.10115569","DOIUrl":null,"url":null,"abstract":"Hardware-in-the-loop testing is a popular, economi-cal way to test and validate flight software systems for small satellites compared to testing on flight hardware. Further cost savings can be achieved by replacing the hardware in these systems with functionally equivalent emulations (some-times termed “emulation-in-the-loop”). This work aims to better inform system-level small satellite flight software test design through a study of the tradeoffs between hardware-in-the-loop and emulation-in-the-loop systems. In this work, two systems are presented-one featuring hardware, the other featuring emulation-which are used to evaluate the advantages and disadvantages of a traditional hardware-in-the-loop testbed compared to an emulation-in-the-loop testbed. Two demon-strations are performed on these two testbeds: (1) a large-scale spacecraft cluster demonstration, which seeks to show how hardware and emulation perform at scale; and (2) an image processing demonstration, which seeks to show how hardware and emulation differ for more compute-intensive applications. The hardware-in-the-loop testbed is composed of an instance of NASA's core Flight System (cFS) running on the ARM Cortex-A9 processor of a Zynq-7020 System-on-Chip (SoC) interfaced with NASA Goddard's open-source 42 spacecraft simulator to create a closed-loop system. The emulation-in-the-loop testbed is identical but with the ARM processor emulated instead. Emulation-in-the-loop systems offer portability, cost savings, and improved scalability over hardware-in-the-loop systems but at the cost of system accuracy and increased complexity. In the case of flight software for small satellites, the inherent reduced accuracy of emulation-in-the-loop can prove acceptable in light of the significant cost savings, the reduction in depen-dence on hardware early in development, and the reduction of wear on hardware. In addition to the two emulation-based and hardware-based demonstrations, a comprehensive view of the benefits and drawbacks of QEMU-based emulation as a replacement for traditional hardware is presented for the case of in-the-loop simulation of flight software.","PeriodicalId":344285,"journal":{"name":"2023 IEEE Aerospace Conference","volume":"66 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"QEMU-Based Emulation-in-the-Loop for the Simulation of Small Satellite Flight Software\",\"authors\":\"Rachel Misbin, A. George\",\"doi\":\"10.1109/AERO55745.2023.10115569\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hardware-in-the-loop testing is a popular, economi-cal way to test and validate flight software systems for small satellites compared to testing on flight hardware. Further cost savings can be achieved by replacing the hardware in these systems with functionally equivalent emulations (some-times termed “emulation-in-the-loop”). This work aims to better inform system-level small satellite flight software test design through a study of the tradeoffs between hardware-in-the-loop and emulation-in-the-loop systems. In this work, two systems are presented-one featuring hardware, the other featuring emulation-which are used to evaluate the advantages and disadvantages of a traditional hardware-in-the-loop testbed compared to an emulation-in-the-loop testbed. Two demon-strations are performed on these two testbeds: (1) a large-scale spacecraft cluster demonstration, which seeks to show how hardware and emulation perform at scale; and (2) an image processing demonstration, which seeks to show how hardware and emulation differ for more compute-intensive applications. The hardware-in-the-loop testbed is composed of an instance of NASA's core Flight System (cFS) running on the ARM Cortex-A9 processor of a Zynq-7020 System-on-Chip (SoC) interfaced with NASA Goddard's open-source 42 spacecraft simulator to create a closed-loop system. The emulation-in-the-loop testbed is identical but with the ARM processor emulated instead. Emulation-in-the-loop systems offer portability, cost savings, and improved scalability over hardware-in-the-loop systems but at the cost of system accuracy and increased complexity. In the case of flight software for small satellites, the inherent reduced accuracy of emulation-in-the-loop can prove acceptable in light of the significant cost savings, the reduction in depen-dence on hardware early in development, and the reduction of wear on hardware. In addition to the two emulation-based and hardware-based demonstrations, a comprehensive view of the benefits and drawbacks of QEMU-based emulation as a replacement for traditional hardware is presented for the case of in-the-loop simulation of flight software.\",\"PeriodicalId\":344285,\"journal\":{\"name\":\"2023 IEEE Aerospace Conference\",\"volume\":\"66 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-03-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE Aerospace Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/AERO55745.2023.10115569\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE Aerospace Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AERO55745.2023.10115569","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

与飞行硬件测试相比,硬件在环测试是测试和验证小卫星飞行软件系统的一种流行的、经济的方法。通过将这些系统中的硬件替换为功能等效的仿真(有时称为“环内仿真”),可以进一步节省成本。这项工作旨在通过研究硬件在环和仿真在环系统之间的权衡,更好地为系统级小卫星飞行软件测试设计提供信息。在这项工作中,提出了两个系统-一个以硬件为特征,另一个以仿真为特征-用于评估传统硬件在环试验台与仿真在环试验台的优缺点。在这两个试验台上进行了两个演示:(1)一个大型航天器集群演示,旨在展示硬件和仿真如何在规模上执行;(2)图像处理演示,旨在展示硬件和仿真在更多计算密集型应用程序中的不同之处。硬件在环测试平台由NASA核心飞行系统(cFS)实例组成,运行在Zynq-7020系统芯片(SoC)的ARM Cortex-A9处理器上,与NASA戈达德的开源42航天器模拟器接口,以创建一个闭环系统。仿真在环试验台是相同的,但用ARM处理器代替了仿真。与硬件在环系统相比,仿真在环系统提供了可移植性、成本节约和改进的可伸缩性,但代价是系统准确性和复杂性的增加。在小型卫星飞行软件的情况下,考虑到显著的成本节约、开发早期对硬件的依赖减少以及硬件磨损减少,仿真在环路中固有的降低精度可以被证明是可以接受的。除了基于仿真和基于硬件的两种演示之外,本文还针对飞行软件的环内仿真,全面介绍了基于qemu的仿真作为传统硬件替代品的优点和缺点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
QEMU-Based Emulation-in-the-Loop for the Simulation of Small Satellite Flight Software
Hardware-in-the-loop testing is a popular, economi-cal way to test and validate flight software systems for small satellites compared to testing on flight hardware. Further cost savings can be achieved by replacing the hardware in these systems with functionally equivalent emulations (some-times termed “emulation-in-the-loop”). This work aims to better inform system-level small satellite flight software test design through a study of the tradeoffs between hardware-in-the-loop and emulation-in-the-loop systems. In this work, two systems are presented-one featuring hardware, the other featuring emulation-which are used to evaluate the advantages and disadvantages of a traditional hardware-in-the-loop testbed compared to an emulation-in-the-loop testbed. Two demon-strations are performed on these two testbeds: (1) a large-scale spacecraft cluster demonstration, which seeks to show how hardware and emulation perform at scale; and (2) an image processing demonstration, which seeks to show how hardware and emulation differ for more compute-intensive applications. The hardware-in-the-loop testbed is composed of an instance of NASA's core Flight System (cFS) running on the ARM Cortex-A9 processor of a Zynq-7020 System-on-Chip (SoC) interfaced with NASA Goddard's open-source 42 spacecraft simulator to create a closed-loop system. The emulation-in-the-loop testbed is identical but with the ARM processor emulated instead. Emulation-in-the-loop systems offer portability, cost savings, and improved scalability over hardware-in-the-loop systems but at the cost of system accuracy and increased complexity. In the case of flight software for small satellites, the inherent reduced accuracy of emulation-in-the-loop can prove acceptable in light of the significant cost savings, the reduction in depen-dence on hardware early in development, and the reduction of wear on hardware. In addition to the two emulation-based and hardware-based demonstrations, a comprehensive view of the benefits and drawbacks of QEMU-based emulation as a replacement for traditional hardware is presented for the case of in-the-loop simulation of flight software.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信