用于触发锁相脑刺激的216 nW/通道DSP引擎

Ahmed Alzuhair, D. Markovic
{"title":"用于触发锁相脑刺激的216 nW/通道DSP引擎","authors":"Ahmed Alzuhair, D. Markovic","doi":"10.1109/BIOCAS.2017.8325189","DOIUrl":null,"url":null,"abstract":"We present an algorithm and, for the first time, a chip to predict the neural theta oscillation phase, for closed-loop phase-locked stimulation triggering. The performance, assessed on test data recorded from human hippocampus, achieves high precision and accuracy in targeting any theta phase with 25%, 50%, and 75% of the predictions falling within ±13, ±28, and ±53 degrees from the desired target phase, respectively. Design interleaving channel-depth optimization achieves 41% energy and 58% area savings compared to a single-channel design. The 32-channel chip consumes a 216 nW per channel and occupies a core area of 0.011 mm2 per channel in a 40nm low-power technology, making it suitable for implantable devices.","PeriodicalId":361477,"journal":{"name":"2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)","volume":"116 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 216 nW/channel DSP engine for triggering theta phase-locked brain stimulation\",\"authors\":\"Ahmed Alzuhair, D. Markovic\",\"doi\":\"10.1109/BIOCAS.2017.8325189\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present an algorithm and, for the first time, a chip to predict the neural theta oscillation phase, for closed-loop phase-locked stimulation triggering. The performance, assessed on test data recorded from human hippocampus, achieves high precision and accuracy in targeting any theta phase with 25%, 50%, and 75% of the predictions falling within ±13, ±28, and ±53 degrees from the desired target phase, respectively. Design interleaving channel-depth optimization achieves 41% energy and 58% area savings compared to a single-channel design. The 32-channel chip consumes a 216 nW per channel and occupies a core area of 0.011 mm2 per channel in a 40nm low-power technology, making it suitable for implantable devices.\",\"PeriodicalId\":361477,\"journal\":{\"name\":\"2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)\",\"volume\":\"116 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIOCAS.2017.8325189\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIOCAS.2017.8325189","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

我们提出了一种算法,并首次提出了一种芯片来预测神经振荡相位,用于闭环锁相刺激触发。通过对人类海马记录的测试数据进行评估,该方法在任意θ相位上都达到了很高的精度和准确度,分别有25%、50%和75%的预测落在与期望目标相位的±13度、±28度和±53度范围内。与单通道设计相比,设计交错通道深度优化可节省41%的能源和58%的面积。32通道芯片每通道功耗为216 nW,每通道核心面积为0.011 mm2,采用40nm低功耗技术,适合植入器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 216 nW/channel DSP engine for triggering theta phase-locked brain stimulation
We present an algorithm and, for the first time, a chip to predict the neural theta oscillation phase, for closed-loop phase-locked stimulation triggering. The performance, assessed on test data recorded from human hippocampus, achieves high precision and accuracy in targeting any theta phase with 25%, 50%, and 75% of the predictions falling within ±13, ±28, and ±53 degrees from the desired target phase, respectively. Design interleaving channel-depth optimization achieves 41% energy and 58% area savings compared to a single-channel design. The 32-channel chip consumes a 216 nW per channel and occupies a core area of 0.011 mm2 per channel in a 40nm low-power technology, making it suitable for implantable devices.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信