{"title":"序列的端点(。触发和匹配)","authors":"Ashok B. Mehta","doi":"10.1007/978-3-030-24737-9_13","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":210866,"journal":{"name":"System Verilog Assertions and Functional Coverage","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Endpoint of a Sequence (.triggered and .matched)\",\"authors\":\"Ashok B. Mehta\",\"doi\":\"10.1007/978-3-030-24737-9_13\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":210866,\"journal\":{\"name\":\"System Verilog Assertions and Functional Coverage\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"System Verilog Assertions and Functional Coverage\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/978-3-030-24737-9_13\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"System Verilog Assertions and Functional Coverage","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-3-030-24737-9_13","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}