基于改进位翻转算法的C-RAN光前传高吞吐量LDPC解码器

Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot
{"title":"基于改进位翻转算法的C-RAN光前传高吞吐量LDPC解码器","authors":"Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot","doi":"10.1109/CSNDSP.2016.7573988","DOIUrl":null,"url":null,"abstract":"In this paper we demonstrate the potentiality of the integration of low density parity check (LDPC) codes for a full self-seeded optical architecture dedicated to Cloud Radio Access Network (C-RAN). After comparison, Gradient Decent Bit Flipping algorithm (GDBF) has been retained for this application. We show that improvements can be obtained by using multiple-GDBF or mixed (single + multiple or multiple + single)-GDBF. We demonstrate that it is possible to be in accordance with the requirements (BER=10-9) after LDPC decoder with an input BER of 10-4. We propose a serial FPGA architecture that permits to achieve throughputs up to 500 Mb/s using a 500MHz FPGA. We give the guidelines to increase the rate by parallelizing the architecture. We obtained, by FPGA circuit simulations, up to 2.5 Gb/s with affordable complexity.","PeriodicalId":298711,"journal":{"name":"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"High throughput LDPC decoder for C-RAN optical fronthaul based on improved bit-flipping algorithm\",\"authors\":\"Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot\",\"doi\":\"10.1109/CSNDSP.2016.7573988\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we demonstrate the potentiality of the integration of low density parity check (LDPC) codes for a full self-seeded optical architecture dedicated to Cloud Radio Access Network (C-RAN). After comparison, Gradient Decent Bit Flipping algorithm (GDBF) has been retained for this application. We show that improvements can be obtained by using multiple-GDBF or mixed (single + multiple or multiple + single)-GDBF. We demonstrate that it is possible to be in accordance with the requirements (BER=10-9) after LDPC decoder with an input BER of 10-4. We propose a serial FPGA architecture that permits to achieve throughputs up to 500 Mb/s using a 500MHz FPGA. We give the guidelines to increase the rate by parallelizing the architecture. We obtained, by FPGA circuit simulations, up to 2.5 Gb/s with affordable complexity.\",\"PeriodicalId\":298711,\"journal\":{\"name\":\"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-07-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSNDSP.2016.7573988\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSNDSP.2016.7573988","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

在本文中,我们展示了集成低密度奇偶校验(LDPC)码的潜力,用于专用于云无线接入网(C-RAN)的全自种子光架构。经过比较,梯度体面位翻转算法(GDBF)被保留用于此应用。我们证明了使用多重gdbf或混合(单+多或多+单)-GDBF可以获得改进。我们证明了在输入误码率为10-4的LDPC解码器之后,是有可能符合要求的(BER=10-9)。我们提出了一种串行FPGA架构,允许使用500MHz FPGA实现高达500mb /s的吞吐量。我们给出了通过并行化架构来提高速率的指导方针。通过FPGA电路仿真,我们在可承受的复杂度下获得了高达2.5 Gb/s的速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
High throughput LDPC decoder for C-RAN optical fronthaul based on improved bit-flipping algorithm
In this paper we demonstrate the potentiality of the integration of low density parity check (LDPC) codes for a full self-seeded optical architecture dedicated to Cloud Radio Access Network (C-RAN). After comparison, Gradient Decent Bit Flipping algorithm (GDBF) has been retained for this application. We show that improvements can be obtained by using multiple-GDBF or mixed (single + multiple or multiple + single)-GDBF. We demonstrate that it is possible to be in accordance with the requirements (BER=10-9) after LDPC decoder with an input BER of 10-4. We propose a serial FPGA architecture that permits to achieve throughputs up to 500 Mb/s using a 500MHz FPGA. We give the guidelines to increase the rate by parallelizing the architecture. We obtained, by FPGA circuit simulations, up to 2.5 Gb/s with affordable complexity.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信