Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot
{"title":"基于改进位翻转算法的C-RAN光前传高吞吐量LDPC解码器","authors":"Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot","doi":"10.1109/CSNDSP.2016.7573988","DOIUrl":null,"url":null,"abstract":"In this paper we demonstrate the potentiality of the integration of low density parity check (LDPC) codes for a full self-seeded optical architecture dedicated to Cloud Radio Access Network (C-RAN). After comparison, Gradient Decent Bit Flipping algorithm (GDBF) has been retained for this application. We show that improvements can be obtained by using multiple-GDBF or mixed (single + multiple or multiple + single)-GDBF. We demonstrate that it is possible to be in accordance with the requirements (BER=10-9) after LDPC decoder with an input BER of 10-4. We propose a serial FPGA architecture that permits to achieve throughputs up to 500 Mb/s using a 500MHz FPGA. We give the guidelines to increase the rate by parallelizing the architecture. We obtained, by FPGA circuit simulations, up to 2.5 Gb/s with affordable complexity.","PeriodicalId":298711,"journal":{"name":"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"High throughput LDPC decoder for C-RAN optical fronthaul based on improved bit-flipping algorithm\",\"authors\":\"Ao Li, V. Meghdadi, J. Cances, C. Aupetit-Berthelemot\",\"doi\":\"10.1109/CSNDSP.2016.7573988\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we demonstrate the potentiality of the integration of low density parity check (LDPC) codes for a full self-seeded optical architecture dedicated to Cloud Radio Access Network (C-RAN). After comparison, Gradient Decent Bit Flipping algorithm (GDBF) has been retained for this application. We show that improvements can be obtained by using multiple-GDBF or mixed (single + multiple or multiple + single)-GDBF. We demonstrate that it is possible to be in accordance with the requirements (BER=10-9) after LDPC decoder with an input BER of 10-4. We propose a serial FPGA architecture that permits to achieve throughputs up to 500 Mb/s using a 500MHz FPGA. We give the guidelines to increase the rate by parallelizing the architecture. We obtained, by FPGA circuit simulations, up to 2.5 Gb/s with affordable complexity.\",\"PeriodicalId\":298711,\"journal\":{\"name\":\"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-07-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSNDSP.2016.7573988\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 10th International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSNDSP.2016.7573988","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
High throughput LDPC decoder for C-RAN optical fronthaul based on improved bit-flipping algorithm
In this paper we demonstrate the potentiality of the integration of low density parity check (LDPC) codes for a full self-seeded optical architecture dedicated to Cloud Radio Access Network (C-RAN). After comparison, Gradient Decent Bit Flipping algorithm (GDBF) has been retained for this application. We show that improvements can be obtained by using multiple-GDBF or mixed (single + multiple or multiple + single)-GDBF. We demonstrate that it is possible to be in accordance with the requirements (BER=10-9) after LDPC decoder with an input BER of 10-4. We propose a serial FPGA architecture that permits to achieve throughputs up to 500 Mb/s using a 500MHz FPGA. We give the guidelines to increase the rate by parallelizing the architecture. We obtained, by FPGA circuit simulations, up to 2.5 Gb/s with affordable complexity.