并联交错降压型dc-dc变换器的最优控制

2006 IEEE Workshops on Computers in Power Electronics Pub Date : 2006-07-16 DOI:10.1109/COMPEL.2006.305652

A. Beccuti, G. Papafotiou, M. Morari

{"title":"并联交错降压型dc-dc变换器的最优控制","authors":"A. Beccuti, G. Papafotiou, M. Morari","doi":"10.1109/COMPEL.2006.305652","DOIUrl":null,"url":null,"abstract":"This paper extends the recently introduced approach in constrained optimal control methods for fixed frequency switch-mode DC-DC converters to the parallel interleaved synchronous step-down circuit topology. A simplified modelling scheme is employed allowing for the related optimization problem to be efficiently formulated and solved off-line. Simulation results are provided to illustrate the outcome of the proposed approach","PeriodicalId":210889,"journal":{"name":"2006 IEEE Workshops on Computers in Power Electronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2006-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Optimal Control of the Parallel Interleaved Buck dc-dc Converter\",\"authors\":\"A. Beccuti, G. Papafotiou, M. Morari\",\"doi\":\"10.1109/COMPEL.2006.305652\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper extends the recently introduced approach in constrained optimal control methods for fixed frequency switch-mode DC-DC converters to the parallel interleaved synchronous step-down circuit topology. A simplified modelling scheme is employed allowing for the related optimization problem to be efficiently formulated and solved off-line. Simulation results are provided to illustrate the outcome of the proposed approach\",\"PeriodicalId\":210889,\"journal\":{\"name\":\"2006 IEEE Workshops on Computers in Power Electronics\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-07-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE Workshops on Computers in Power Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/COMPEL.2006.305652\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Workshops on Computers in Power Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/COMPEL.2006.305652","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

本文将最近提出的固定频率开关型DC-DC变换器约束最优控制方法推广到并联交错同步降压电路拓扑。采用简化的建模方案，使相关的优化问题能够有效地制定和离线求解。仿真结果说明了所提方法的结果

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Optimal Control of the Parallel Interleaved Buck dc-dc Converter

This paper extends the recently introduced approach in constrained optimal control methods for fixed frequency switch-mode DC-DC converters to the parallel interleaved synchronous step-down circuit topology. A simplified modelling scheme is employed allowing for the related optimization problem to be efficiently formulated and solved off-line. Simulation results are provided to illustrate the outcome of the proposed approach

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 IEEE Workshops on Computers in Power Electronics

自引率

0.00%

发文量