下一代SPARC处理器缓存层次结构

{"title":"下一代SPARC处理器缓存层次结构","authors":"R. Sivaramakrishnan, Sumti Jairath","doi":"10.1109/HOTCHIPS.2014.7478828","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":299263,"journal":{"name":"2014 IEEE Hot Chips 26 Symposium (HCS)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Next generation SPARC processor cache hierarchy\",\"authors\":\"R. Sivaramakrishnan, Sumti Jairath\",\"doi\":\"10.1109/HOTCHIPS.2014.7478828\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":299263,\"journal\":{\"name\":\"2014 IEEE Hot Chips 26 Symposium (HCS)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE Hot Chips 26 Symposium (HCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HOTCHIPS.2014.7478828\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Hot Chips 26 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2014.7478828","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}