SoC -前面的路

M. Mehendale
{"title":"SoC -前面的路","authors":"M. Mehendale","doi":"10.1109/VLSID.2006.149","DOIUrl":null,"url":null,"abstract":"Summary form only for tutorial. System-on-a-chip is an evolving definition where a current generation system implemented with multiple chips on a board translates to a system-on-a-chip for the next generation. This is enabled by advances in the semiconductor technology which support increasing levels of single chip integration. For system components which can be efficiently implemented in CMOS, integrating them on a single chip (SoC) offers the most optimal solution in terms of die size, unit cost, form factor, power, performance and reliability. The SoC development process however implies longer cycle time and high NRE costs. This makes SoCs economically viable only for high volume, high NR applications. The increasing complexity of the systems coupled with the technology scaling challenges have significant negative impact on both the cycle time and the NRE costs. The SoC design challenge in business terms is then to improve execution efficiency at a rate faster than the complexity increase, so as to increase the TAM serviced by SoCs. This talk covers the system and technology trends, highlight their implications and discuss directions to address the ever increasing SoC design challenge.","PeriodicalId":382435,"journal":{"name":"VLSI design (Print)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"SoC - The Road Ahead\",\"authors\":\"M. Mehendale\",\"doi\":\"10.1109/VLSID.2006.149\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Summary form only for tutorial. System-on-a-chip is an evolving definition where a current generation system implemented with multiple chips on a board translates to a system-on-a-chip for the next generation. This is enabled by advances in the semiconductor technology which support increasing levels of single chip integration. For system components which can be efficiently implemented in CMOS, integrating them on a single chip (SoC) offers the most optimal solution in terms of die size, unit cost, form factor, power, performance and reliability. The SoC development process however implies longer cycle time and high NRE costs. This makes SoCs economically viable only for high volume, high NR applications. The increasing complexity of the systems coupled with the technology scaling challenges have significant negative impact on both the cycle time and the NRE costs. The SoC design challenge in business terms is then to improve execution efficiency at a rate faster than the complexity increase, so as to increase the TAM serviced by SoCs. This talk covers the system and technology trends, highlight their implications and discuss directions to address the ever increasing SoC design challenge.\",\"PeriodicalId\":382435,\"journal\":{\"name\":\"VLSI design (Print)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-01-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"VLSI design (Print)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSID.2006.149\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI design (Print)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSID.2006.149","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

仅供教程使用的摘要表单。片上系统是一个不断发展的定义,即当前一代由一块板上多个芯片实现的系统可转换为下一代的片上系统。这是由于半导体技术的进步,支持不断提高的单芯片集成水平。对于可以在CMOS中有效实现的系统组件,将它们集成在单芯片(SoC)上提供了在芯片尺寸,单位成本,外形因素,功率,性能和可靠性方面的最佳解决方案。然而,SoC的开发过程意味着较长的周期时间和较高的NRE成本。这使得soc仅在大容量、高NR应用中具有经济可行性。系统日益复杂,再加上技术规模的挑战,对循环时间和NRE成本都产生了重大的负面影响。在业务方面,SoC设计的挑战是以比复杂性增加更快的速度提高执行效率,从而增加SoC服务的TAM。本次演讲涵盖了系统和技术的发展趋势,强调了它们的影响,并讨论了解决日益增长的SoC设计挑战的方向。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
SoC - The Road Ahead
Summary form only for tutorial. System-on-a-chip is an evolving definition where a current generation system implemented with multiple chips on a board translates to a system-on-a-chip for the next generation. This is enabled by advances in the semiconductor technology which support increasing levels of single chip integration. For system components which can be efficiently implemented in CMOS, integrating them on a single chip (SoC) offers the most optimal solution in terms of die size, unit cost, form factor, power, performance and reliability. The SoC development process however implies longer cycle time and high NRE costs. This makes SoCs economically viable only for high volume, high NR applications. The increasing complexity of the systems coupled with the technology scaling challenges have significant negative impact on both the cycle time and the NRE costs. The SoC design challenge in business terms is then to improve execution efficiency at a rate faster than the complexity increase, so as to increase the TAM serviced by SoCs. This talk covers the system and technology trends, highlight their implications and discuss directions to address the ever increasing SoC design challenge.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信