基于摆幅相关XOR-XNOR门的混合全加法器设计

P. Malini, G. Balaji, K. Boopathiraja, A. Gautami, P. Shanmugavadivu, S. Pandian
{"title":"基于摆幅相关XOR-XNOR门的混合全加法器设计","authors":"P. Malini, G. Balaji, K. Boopathiraja, A. Gautami, P. Shanmugavadivu, S. Pandian","doi":"10.1109/ICACCS.2019.8728480","DOIUrl":null,"url":null,"abstract":"This paper presents an effective logical approach low power full adder, which reduces power consumption by implementing full adder using EXOR-EXNOR circuit. The advanced new hybrid FA modules are more efficient in terms of the energy and postponement, these are because of the low yield capability and low power consumption. These proposed circuits are planned dependent on the full-swing EXOR–EXNOR or EXOR/EXNOR gates. Every one of the new designs has their very own preferences regarding speed, energy consumption, delay product, capacity of driving, and soon. To examine the execution of the new structures, broad Tanner simulation tools are utilized. By utilizing the transistor measuring (W/L) technique, the optimization of the PDP gained for every hybrid adder circuit.","PeriodicalId":249139,"journal":{"name":"2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS)","volume":"605 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design of Swing Dependent XOR-XNOR Gates based Hybrid Full Adder\",\"authors\":\"P. Malini, G. Balaji, K. Boopathiraja, A. Gautami, P. Shanmugavadivu, S. Pandian\",\"doi\":\"10.1109/ICACCS.2019.8728480\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an effective logical approach low power full adder, which reduces power consumption by implementing full adder using EXOR-EXNOR circuit. The advanced new hybrid FA modules are more efficient in terms of the energy and postponement, these are because of the low yield capability and low power consumption. These proposed circuits are planned dependent on the full-swing EXOR–EXNOR or EXOR/EXNOR gates. Every one of the new designs has their very own preferences regarding speed, energy consumption, delay product, capacity of driving, and soon. To examine the execution of the new structures, broad Tanner simulation tools are utilized. By utilizing the transistor measuring (W/L) technique, the optimization of the PDP gained for every hybrid adder circuit.\",\"PeriodicalId\":249139,\"journal\":{\"name\":\"2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS)\",\"volume\":\"605 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICACCS.2019.8728480\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICACCS.2019.8728480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种有效的低功耗全加法器的逻辑方法,利用exor - exor电路实现全加法器,从而降低功耗。先进的新型混合FA模块在能量和延迟方面效率更高,这是因为低产量能力和低功耗。这些拟议的电路计划依赖于全摆幅EXOR - EXNOR或EXOR/EXNOR门。每一款新设计在速度、能耗、延迟产品、驾驶能力等方面都有自己的喜好。为了检查新结构的执行,使用了广泛的坦纳模拟工具。利用晶体管测量(W/L)技术,对每个混合加法器电路的PDP进行了优化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of Swing Dependent XOR-XNOR Gates based Hybrid Full Adder
This paper presents an effective logical approach low power full adder, which reduces power consumption by implementing full adder using EXOR-EXNOR circuit. The advanced new hybrid FA modules are more efficient in terms of the energy and postponement, these are because of the low yield capability and low power consumption. These proposed circuits are planned dependent on the full-swing EXOR–EXNOR or EXOR/EXNOR gates. Every one of the new designs has their very own preferences regarding speed, energy consumption, delay product, capacity of driving, and soon. To examine the execution of the new structures, broad Tanner simulation tools are utilized. By utilizing the transistor measuring (W/L) technique, the optimization of the PDP gained for every hybrid adder circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信