源材料工程电荷等离子体为基础的双门TFET模拟/射频应用

Preeti Goyal, Garima Srivastava, Jaya Madan, R. Pandey, R. Gupta
{"title":"源材料工程电荷等离子体为基础的双门TFET模拟/射频应用","authors":"Preeti Goyal, Garima Srivastava, Jaya Madan, R. Pandey, R. Gupta","doi":"10.1109/ICIERA53202.2021.9726718","DOIUrl":null,"url":null,"abstract":"In this work, a composite analysis of Si (silicon)-source CP (charge plasma) based DG (double gate) TFET, and Ge (germanium) source CP-DGTFET has been done. Here metals with definitive work function have been deposited at the top of the device to induce charge carriers in the source and drain region. The spacer at the source side is kept as 2 nm, and at the drain, it is kept as 5 nm. The linearity and analog performance parameters of both devices have been compared. TCAD simulations revealed that the Ge source CP-DGTFET has superior performance parameters such as ION, IOFFand $\\mathrm{g}_\\mathrm{m}$ as compared to the Si source CP-DGTFET. Further, to analyze the switching speed, parasitic capacitances have also been investigated.","PeriodicalId":220461,"journal":{"name":"2021 International Conference on Industrial Electronics Research and Applications (ICIERA)","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Source Material-Engineered Charge Plasma based Double Gate TFET for Analog/RF Applications\",\"authors\":\"Preeti Goyal, Garima Srivastava, Jaya Madan, R. Pandey, R. Gupta\",\"doi\":\"10.1109/ICIERA53202.2021.9726718\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, a composite analysis of Si (silicon)-source CP (charge plasma) based DG (double gate) TFET, and Ge (germanium) source CP-DGTFET has been done. Here metals with definitive work function have been deposited at the top of the device to induce charge carriers in the source and drain region. The spacer at the source side is kept as 2 nm, and at the drain, it is kept as 5 nm. The linearity and analog performance parameters of both devices have been compared. TCAD simulations revealed that the Ge source CP-DGTFET has superior performance parameters such as ION, IOFFand $\\\\mathrm{g}_\\\\mathrm{m}$ as compared to the Si source CP-DGTFET. Further, to analyze the switching speed, parasitic capacitances have also been investigated.\",\"PeriodicalId\":220461,\"journal\":{\"name\":\"2021 International Conference on Industrial Electronics Research and Applications (ICIERA)\",\"volume\":\"59 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 International Conference on Industrial Electronics Research and Applications (ICIERA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIERA53202.2021.9726718\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on Industrial Electronics Research and Applications (ICIERA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIERA53202.2021.9726718","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文对Si(硅)源CP(电荷等离子体)基DG(双栅)TFET和Ge(锗)源CP- dgtfet进行了复合分析。在器件的顶部沉积了具有确定功函数的金属,以诱导源极和漏极的载流子。源端间隔保持为2nm,漏端间隔保持为5nm。比较了两种器件的线性度和模拟性能参数。TCAD仿真结果表明,与Si源CP-DGTFET相比,Ge源CP-DGTFET具有更优越的性能参数,如ION、ioff和$\ mathm {g}_\ mathm {m}$。此外,为了分析开关速度,还研究了寄生电容。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Source Material-Engineered Charge Plasma based Double Gate TFET for Analog/RF Applications
In this work, a composite analysis of Si (silicon)-source CP (charge plasma) based DG (double gate) TFET, and Ge (germanium) source CP-DGTFET has been done. Here metals with definitive work function have been deposited at the top of the device to induce charge carriers in the source and drain region. The spacer at the source side is kept as 2 nm, and at the drain, it is kept as 5 nm. The linearity and analog performance parameters of both devices have been compared. TCAD simulations revealed that the Ge source CP-DGTFET has superior performance parameters such as ION, IOFFand $\mathrm{g}_\mathrm{m}$ as compared to the Si source CP-DGTFET. Further, to analyze the switching speed, parasitic capacitances have also been investigated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信