{"title":"可编程IIR位流滤波器","authors":"L. Fernandes, C. Leme, J. Franca","doi":"10.1109/MWSCAS.1995.504504","DOIUrl":null,"url":null,"abstract":"This paper presents a compact realization of cascaded biquad digital filters using 2nd order /spl Delta//spl Sigma/ modulators to avoid the need for multibit multipliers. A bit stream biquad is derived with just one /spl Delta//spl Sigma/ modulator for each pair of poles with no significant degradation of sensitivity nor of dynamic range. The proposed structure leads to a straightforward programmable implementation due to its compactness and modularity.","PeriodicalId":165081,"journal":{"name":"38th Midwest Symposium on Circuits and Systems. Proceedings","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-08-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Programmable IIR bitstream filters\",\"authors\":\"L. Fernandes, C. Leme, J. Franca\",\"doi\":\"10.1109/MWSCAS.1995.504504\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a compact realization of cascaded biquad digital filters using 2nd order /spl Delta//spl Sigma/ modulators to avoid the need for multibit multipliers. A bit stream biquad is derived with just one /spl Delta//spl Sigma/ modulator for each pair of poles with no significant degradation of sensitivity nor of dynamic range. The proposed structure leads to a straightforward programmable implementation due to its compactness and modularity.\",\"PeriodicalId\":165081,\"journal\":{\"name\":\"38th Midwest Symposium on Circuits and Systems. Proceedings\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-08-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"38th Midwest Symposium on Circuits and Systems. Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.1995.504504\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"38th Midwest Symposium on Circuits and Systems. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.1995.504504","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
This paper presents a compact realization of cascaded biquad digital filters using 2nd order /spl Delta//spl Sigma/ modulators to avoid the need for multibit multipliers. A bit stream biquad is derived with just one /spl Delta//spl Sigma/ modulator for each pair of poles with no significant degradation of sensitivity nor of dynamic range. The proposed structure leads to a straightforward programmable implementation due to its compactness and modularity.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
