ATLAS小条状薄间隙腔i阶段触发升级的DAQ原型

2016 IEEE-NPSS Real Time Conference (RT) Pub Date : 2016-06-06 DOI:10.1109/RTC.2016.7543072

K. Hu, Houbing Lu, Xu Wang, Feng Li, Xinxin Wang, Tianru Geng, Hang Yang, L. Han, G. Jin

{"title":"ATLAS小条状薄间隙腔i阶段触发升级的DAQ原型","authors":"K. Hu, Houbing Lu, Xu Wang, Feng Li, Xinxin Wang, Tianru Geng, Hang Yang, L. Han, G. Jin","doi":"10.1109/RTC.2016.7543072","DOIUrl":null,"url":null,"abstract":"We will present a DAQ prototype designed for the ATLAS small-strip Thin Gap Chamber (sTGC) Phase-I trigger upgrade. The prototype includes two VMM2 chips developed to read out the signals of the sTGC, a Xilinx Kintex-7 FPGA used for the VMM2 configuration and the events storage, and a Gigabit Ethernet Transceiver (GET) working at the physical layer. The features of the DAQ prototype are described in detail.","PeriodicalId":383702,"journal":{"name":"2016 IEEE-NPSS Real Time Conference (RT)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A DAQ prototype for the ATLAS small-strip Thin Gap Chamber Phase-I trigger upgrade\",\"authors\":\"K. Hu, Houbing Lu, Xu Wang, Feng Li, Xinxin Wang, Tianru Geng, Hang Yang, L. Han, G. Jin\",\"doi\":\"10.1109/RTC.2016.7543072\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We will present a DAQ prototype designed for the ATLAS small-strip Thin Gap Chamber (sTGC) Phase-I trigger upgrade. The prototype includes two VMM2 chips developed to read out the signals of the sTGC, a Xilinx Kintex-7 FPGA used for the VMM2 configuration and the events storage, and a Gigabit Ethernet Transceiver (GET) working at the physical layer. The features of the DAQ prototype are described in detail.\",\"PeriodicalId\":383702,\"journal\":{\"name\":\"2016 IEEE-NPSS Real Time Conference (RT)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE-NPSS Real Time Conference (RT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RTC.2016.7543072\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE-NPSS Real Time Conference (RT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTC.2016.7543072","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

我们将展示为ATLAS小条带薄间隙室(sTGC)第一阶段触发升级设计的DAQ原型。该原型包括两个用于读取sTGC信号的VMM2芯片，一个用于VMM2配置和事件存储的Xilinx Kintex-7 FPGA，以及一个在物理层工作的千兆以太网收发器(GET)。详细描述了DAQ样机的特点。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A DAQ prototype for the ATLAS small-strip Thin Gap Chamber Phase-I trigger upgrade

We will present a DAQ prototype designed for the ATLAS small-strip Thin Gap Chamber (sTGC) Phase-I trigger upgrade. The prototype includes two VMM2 chips developed to read out the signals of the sTGC, a Xilinx Kintex-7 FPGA used for the VMM2 configuration and the events storage, and a Gigabit Ethernet Transceiver (GET) working at the physical layer. The features of the DAQ prototype are described in detail.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 IEEE-NPSS Real Time Conference (RT)

自引率

0.00%

发文量