Rahaprian Mudiarasan Premavathi, Q. Tong, K. Choi, Yunsik Lee
{"title":"一种低功耗，高速基于FinFET的6T SRAM单元，具有增强的写入能力和读取稳定性","authors":"Rahaprian Mudiarasan Premavathi, Q. Tong, K. Choi, Yunsik Lee","doi":"10.1109/ISOCC.2016.7799802","DOIUrl":null,"url":null,"abstract":"This paper presents a FinFET based 6T SRAM cell, with separate read access path and write path, designed by combining the advantages of conventional single ended 5T and the conventional 8T SRAM cells. The proposed SRAM cell achieves 70% and 55% of write performance improvement in terms of Power delay product (PDP) than 8T (also conventional 6T) and 5T SRAM cells respectively. Proposed cell achieves 78% of hold 1 and 40% of hold 0 static power reduction than the conventional 5T, 6T and 8T cells. The proposed cell is read SNM free and also achieves better hold SNM and write ability than 5T and 8T SRAM cells.","PeriodicalId":278207,"journal":{"name":"2016 International SoC Design Conference (ISOCC)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A low power, high speed FinFET based 6T SRAM cell with enhanced write ability and read stability\",\"authors\":\"Rahaprian Mudiarasan Premavathi, Q. Tong, K. Choi, Yunsik Lee\",\"doi\":\"10.1109/ISOCC.2016.7799802\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a FinFET based 6T SRAM cell, with separate read access path and write path, designed by combining the advantages of conventional single ended 5T and the conventional 8T SRAM cells. The proposed SRAM cell achieves 70% and 55% of write performance improvement in terms of Power delay product (PDP) than 8T (also conventional 6T) and 5T SRAM cells respectively. Proposed cell achieves 78% of hold 1 and 40% of hold 0 static power reduction than the conventional 5T, 6T and 8T cells. The proposed cell is read SNM free and also achieves better hold SNM and write ability than 5T and 8T SRAM cells.\",\"PeriodicalId\":278207,\"journal\":{\"name\":\"2016 International SoC Design Conference (ISOCC)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International SoC Design Conference (ISOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISOCC.2016.7799802\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2016.7799802","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A low power, high speed FinFET based 6T SRAM cell with enhanced write ability and read stability
This paper presents a FinFET based 6T SRAM cell, with separate read access path and write path, designed by combining the advantages of conventional single ended 5T and the conventional 8T SRAM cells. The proposed SRAM cell achieves 70% and 55% of write performance improvement in terms of Power delay product (PDP) than 8T (also conventional 6T) and 5T SRAM cells respectively. Proposed cell achieves 78% of hold 1 and 40% of hold 0 static power reduction than the conventional 5T, 6T and 8T cells. The proposed cell is read SNM free and also achieves better hold SNM and write ability than 5T and 8T SRAM cells.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
