大型电子电路符号分析的层次技术

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94 Pub Date : 1994-12-01 DOI:10.1109/ISCAS.1994.408745

S. Jou, Mei-Fang Perng, C. Su, C. K. Wang

{"title":"大型电子电路符号分析的层次技术","authors":"S. Jou, Mei-Fang Perng, C. Su, C. K. Wang","doi":"10.1109/ISCAS.1994.408745","DOIUrl":null,"url":null,"abstract":"A hierarchical symbolic analyzer (SAGA2) for the analysis of electronic circuits is presented. SAGA2 analyzes lumped, linear, or linearized (small-signal) circuits in the S- and Z-domain. For large circuits, a hierarchical two-port method is used that is two to three order faster than that without using the hierarchical method. Also, the memory used is dramatically reduced.<<ETX>>","PeriodicalId":140999,"journal":{"name":"Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94","volume":"44 2","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Hierarchical techniques for symbolic analysis of large electronic circuits\",\"authors\":\"S. Jou, Mei-Fang Perng, C. Su, C. K. Wang\",\"doi\":\"10.1109/ISCAS.1994.408745\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A hierarchical symbolic analyzer (SAGA2) for the analysis of electronic circuits is presented. SAGA2 analyzes lumped, linear, or linearized (small-signal) circuits in the S- and Z-domain. For large circuits, a hierarchical two-port method is used that is two to three order faster than that without using the hierarchical method. Also, the memory used is dramatically reduced.<<ETX>>\",\"PeriodicalId\":140999,\"journal\":{\"name\":\"Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94\",\"volume\":\"44 2\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.1994.408745\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.1994.408745","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

提出了一种用于电子电路分析的分层符号分析仪(SAGA2)。SAGA2分析S域和z域的集总、线性或线性化(小信号)电路。对于大型电路，使用分层双端口方法，比不使用分层方法快两到三个阶。而且，所使用的内存也大大减少了

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Hierarchical techniques for symbolic analysis of large electronic circuits

A hierarchical symbolic analyzer (SAGA2) for the analysis of electronic circuits is presented. SAGA2 analyzes lumped, linear, or linearized (small-signal) circuits in the S- and Z-domain. For large circuits, a hierarchical two-port method is used that is two to three order faster than that without using the hierarchical method. Also, the memory used is dramatically reduced.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

自引率

0.00%

发文量