具有并行处理能力和动态重构的自适应硬件架构

Javier Soto Vargas, J. Moreno, J. Madrenas, J. Cabestany
{"title":"具有并行处理能力和动态重构的自适应硬件架构","authors":"Javier Soto Vargas, J. Moreno, J. Madrenas, J. Cabestany","doi":"10.1145/3152881.3152885","DOIUrl":null,"url":null,"abstract":"This paper describes a new self-adaptive hardware architecture with fault tolerance capabilities and a development system that allows the creation of applications. This bioinspired architecture is based on an array of cells with capacity for parallel processing, which implements in a distributed way self-adaptive capabilities, like self-routing, self-placement and runtime self-configuration. This cell array together with a component-level routing constitutes a SANE (Self-Adaptive Networked Entity). An integrated development environment and a physical prototype based on two FPGA boards has been built in order to assess the features of the proposed architecture.","PeriodicalId":407032,"journal":{"name":"Proceedings of the 16th Workshop on Adaptive and Reflective Middleware","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Self-adaptive hardware architecture with parallel processing capabilities and dynamic reconfiguration\",\"authors\":\"Javier Soto Vargas, J. Moreno, J. Madrenas, J. Cabestany\",\"doi\":\"10.1145/3152881.3152885\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a new self-adaptive hardware architecture with fault tolerance capabilities and a development system that allows the creation of applications. This bioinspired architecture is based on an array of cells with capacity for parallel processing, which implements in a distributed way self-adaptive capabilities, like self-routing, self-placement and runtime self-configuration. This cell array together with a component-level routing constitutes a SANE (Self-Adaptive Networked Entity). An integrated development environment and a physical prototype based on two FPGA boards has been built in order to assess the features of the proposed architecture.\",\"PeriodicalId\":407032,\"journal\":{\"name\":\"Proceedings of the 16th Workshop on Adaptive and Reflective Middleware\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-12-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 16th Workshop on Adaptive and Reflective Middleware\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/3152881.3152885\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 16th Workshop on Adaptive and Reflective Middleware","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3152881.3152885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文描述了一种新的具有容错能力的自适应硬件体系结构和一个允许创建应用程序的开发系统。这种受生物启发的架构基于具有并行处理能力的细胞阵列,以分布式方式实现自适应功能,如自路由、自放置和运行时自配置。该单元阵列与组件级路由一起构成了一个自适应网络实体(Self-Adaptive Networked Entity)。为了评估所提出架构的特性,建立了基于两个FPGA板的集成开发环境和物理原型。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Self-adaptive hardware architecture with parallel processing capabilities and dynamic reconfiguration
This paper describes a new self-adaptive hardware architecture with fault tolerance capabilities and a development system that allows the creation of applications. This bioinspired architecture is based on an array of cells with capacity for parallel processing, which implements in a distributed way self-adaptive capabilities, like self-routing, self-placement and runtime self-configuration. This cell array together with a component-level routing constitutes a SANE (Self-Adaptive Networked Entity). An integrated development environment and a physical prototype based on two FPGA boards has been built in order to assess the features of the proposed architecture.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信