具有50%输出占空比的低功耗2至7模可编程预分频器

Ravi Kumar, R. Nagulapalli, Rushikesh Hake, S. Vishvakarma
{"title":"具有50%输出占空比的低功耗2至7模可编程预分频器","authors":"Ravi Kumar, R. Nagulapalli, Rushikesh Hake, S. Vishvakarma","doi":"10.1109/ICECET55527.2022.9873078","DOIUrl":null,"url":null,"abstract":"This paper presents a novel optimized low-power multi-modulus programmable frequency divider with a modulus range of 2-to-7 with 50% output duty cycle for high-speed applications. The proposed divider is demonstrated with the division range from 2-127, which can be extended by adding more stages of the 2/3 Prescaler in the divider chain. The whole design is implemented using $0.18- \\mu \\mathrm{m}$ CMOS process with a supply of 1.8 V. From simulations result, the proposed design achieves a maximum operating frequency of 5 GHz with 6.5 mW of power consumption in divide-by-127 mode of operation while providing the 50% output duty cycle.","PeriodicalId":249012,"journal":{"name":"2022 International Conference on Electrical, Computer and Energy Technologies (ICECET)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-07-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Low-Power 2-to-7 Modulus Programmable Prescaler with 50% Output Duty Cycle\",\"authors\":\"Ravi Kumar, R. Nagulapalli, Rushikesh Hake, S. Vishvakarma\",\"doi\":\"10.1109/ICECET55527.2022.9873078\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel optimized low-power multi-modulus programmable frequency divider with a modulus range of 2-to-7 with 50% output duty cycle for high-speed applications. The proposed divider is demonstrated with the division range from 2-127, which can be extended by adding more stages of the 2/3 Prescaler in the divider chain. The whole design is implemented using $0.18- \\\\mu \\\\mathrm{m}$ CMOS process with a supply of 1.8 V. From simulations result, the proposed design achieves a maximum operating frequency of 5 GHz with 6.5 mW of power consumption in divide-by-127 mode of operation while providing the 50% output duty cycle.\",\"PeriodicalId\":249012,\"journal\":{\"name\":\"2022 International Conference on Electrical, Computer and Energy Technologies (ICECET)\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-07-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 International Conference on Electrical, Computer and Energy Technologies (ICECET)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECET55527.2022.9873078\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 International Conference on Electrical, Computer and Energy Technologies (ICECET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECET55527.2022.9873078","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种新型优化的低功耗多模可编程分频器,模量范围为2 ~ 7,输出占空比为50%,适用于高速应用。所提出的分频器的分频范围为2-127,可以通过在分频器链中添加更多的2/3预分频器来扩展。整个设计采用$0.18- \mu \ maththrm {m}$ CMOS工艺,电源为1.8 V。从仿真结果来看,该设计在提供50%的输出占空比的情况下,在除以127的工作模式下实现了5 GHz的最大工作频率和6.5 mW的功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Low-Power 2-to-7 Modulus Programmable Prescaler with 50% Output Duty Cycle
This paper presents a novel optimized low-power multi-modulus programmable frequency divider with a modulus range of 2-to-7 with 50% output duty cycle for high-speed applications. The proposed divider is demonstrated with the division range from 2-127, which can be extended by adding more stages of the 2/3 Prescaler in the divider chain. The whole design is implemented using $0.18- \mu \mathrm{m}$ CMOS process with a supply of 1.8 V. From simulations result, the proposed design achieves a maximum operating frequency of 5 GHz with 6.5 mW of power consumption in divide-by-127 mode of operation while providing the 50% output duty cycle.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信