采用Verilog-AMS的2.4 GHz CMOS VCO设计

Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442) Pub Date : 1900-01-01 DOI:10.1109/ICM.2003.238421

Kuo-Hua Cheng, C. Jou

{"title":"采用Verilog-AMS的2.4 GHz CMOS VCO设计","authors":"Kuo-Hua Cheng, C. Jou","doi":"10.1109/ICM.2003.238421","DOIUrl":null,"url":null,"abstract":"The Verilog-AMS language is a high-level language that uses modules to describe the structure and behavior of analog systems and their components. It is an extension to IEEE 1364 Verilog Hardware Description Language (HDL). This paper presents a 2.4 GHz VCO model by Verilog-A for IP and SoC purpose. It fabricated by TSMC 0.25-/spl mu/m; based on the measurement results, the tuning range is 187 MHz (7.78%); phase noise is 91dBc/HZ@1 MHz offset at 2.4 GHz.","PeriodicalId":180690,"journal":{"name":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"2.4 GHz CMOS VCO design with Verilog-AMS\",\"authors\":\"Kuo-Hua Cheng, C. Jou\",\"doi\":\"10.1109/ICM.2003.238421\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Verilog-AMS language is a high-level language that uses modules to describe the structure and behavior of analog systems and their components. It is an extension to IEEE 1364 Verilog Hardware Description Language (HDL). This paper presents a 2.4 GHz VCO model by Verilog-A for IP and SoC purpose. It fabricated by TSMC 0.25-/spl mu/m; based on the measurement results, the tuning range is 187 MHz (7.78%); phase noise is 91dBc/HZ@1 MHz offset at 2.4 GHz.\",\"PeriodicalId\":180690,\"journal\":{\"name\":\"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)\",\"volume\":\"40 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICM.2003.238421\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2003.238421","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

Verilog-AMS语言是一种高级语言，它使用模块来描述模拟系统及其组件的结构和行为。它是IEEE 1364 Verilog硬件描述语言(HDL)的扩展。本文介绍了一种由Verilog-A公司开发的用于IP和SoC的2.4 GHz VCO模型。由台积电0.25-/spl mu/m制造;根据测量结果，调谐范围为187 MHz (7.78%);在2.4 GHz时相位噪声为91dBc/HZ@1 MHz偏移。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

2.4 GHz CMOS VCO design with Verilog-AMS

The Verilog-AMS language is a high-level language that uses modules to describe the structure and behavior of analog systems and their components. It is an extension to IEEE 1364 Verilog Hardware Description Language (HDL). This paper presents a 2.4 GHz VCO model by Verilog-A for IP and SoC purpose. It fabricated by TSMC 0.25-/spl mu/m; based on the measurement results, the tuning range is 187 MHz (7.78%); phase noise is 91dBc/HZ@1 MHz offset at 2.4 GHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)

自引率

0.00%

发文量