通用多相DFT数字信道化算法接收机系统设计

Shihang Lu, Zhengyu Su, Kaisheng Liao, C. Li, Zhuoling Xiao, Bo Yan, Shuisheng Lin, Bo Wu
{"title":"通用多相DFT数字信道化算法接收机系统设计","authors":"Shihang Lu, Zhengyu Su, Kaisheng Liao, C. Li, Zhuoling Xiao, Bo Yan, Shuisheng Lin, Bo Wu","doi":"10.1109/icet55676.2022.9825105","DOIUrl":null,"url":null,"abstract":"Receiver plays a vital role in various electronic countermeasure systems and has always been a hot topic to research. Based on the traditional receiver digital channelization structure, this paper further researches and derives the high-efficiency digital channelization structure based on polyphase discrete Fourier transform corresponding to various application scenarios. Then we design a 256-sub-channel digital channelization system and implement it on a 64-channel parallel digital down converter to verify the structure. The system design relies on system on chip as the platform, and we verify the feasibility of it on field programmable gate array.","PeriodicalId":166358,"journal":{"name":"2022 IEEE 5th International Conference on Electronics Technology (ICET)","volume":"387 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Receiver System Design for Universal Polyphase DFT Digital Channelization Algorithm\",\"authors\":\"Shihang Lu, Zhengyu Su, Kaisheng Liao, C. Li, Zhuoling Xiao, Bo Yan, Shuisheng Lin, Bo Wu\",\"doi\":\"10.1109/icet55676.2022.9825105\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Receiver plays a vital role in various electronic countermeasure systems and has always been a hot topic to research. Based on the traditional receiver digital channelization structure, this paper further researches and derives the high-efficiency digital channelization structure based on polyphase discrete Fourier transform corresponding to various application scenarios. Then we design a 256-sub-channel digital channelization system and implement it on a 64-channel parallel digital down converter to verify the structure. The system design relies on system on chip as the platform, and we verify the feasibility of it on field programmable gate array.\",\"PeriodicalId\":166358,\"journal\":{\"name\":\"2022 IEEE 5th International Conference on Electronics Technology (ICET)\",\"volume\":\"387 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 5th International Conference on Electronics Technology (ICET)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/icet55676.2022.9825105\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 5th International Conference on Electronics Technology (ICET)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icet55676.2022.9825105","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

接收机在各种电子对抗系统中起着至关重要的作用,一直是研究的热点。本文在传统接收机数字信道化结构的基础上,进一步研究并推导出了适用于各种应用场景的基于多相离散傅立叶变换的高效数字信道化结构。然后,我们设计了一个256子通道数字信道化系统,并在64通道并行数字下变频器上实现,以验证该系统的结构。系统设计以片上系统为平台,并在现场可编程门阵列上验证了其可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Receiver System Design for Universal Polyphase DFT Digital Channelization Algorithm
Receiver plays a vital role in various electronic countermeasure systems and has always been a hot topic to research. Based on the traditional receiver digital channelization structure, this paper further researches and derives the high-efficiency digital channelization structure based on polyphase discrete Fourier transform corresponding to various application scenarios. Then we design a 256-sub-channel digital channelization system and implement it on a 64-channel parallel digital down converter to verify the structure. The system design relies on system on chip as the platform, and we verify the feasibility of it on field programmable gate array.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信