有效的DTCO紧凑型建模解决方案,以提高MHC和降低TAT

Yohan Kim, U. Monga, Jungmin Lee, Minkyoung Kim, Jaesung Park, C. Yoo, Kyungjin Jung, Sungduk Hong, Sung Jin Kim, D. Kim, Hokyu Kang
{"title":"有效的DTCO紧凑型建模解决方案,以提高MHC和降低TAT","authors":"Yohan Kim, U. Monga, Jungmin Lee, Minkyoung Kim, Jaesung Park, C. Yoo, Kyungjin Jung, Sungduk Hong, Sung Jin Kim, D. Kim, Hokyu Kang","doi":"10.1109/SISPAD.2018.8551725","DOIUrl":null,"url":null,"abstract":"This paper introduces the recent modeling challenges of the Process Development Kit (PDK) development due to the limitations of transistor scaling and the impact of new process technologies. And a new modeling solution, Agile PDK is presented to break though these development challenges by enabling the Design Technology Co-Optimization (DTCO) activities in the manufacturing levels. A series of advanced algorithms are newly introduced to not only reduce the PDK development time (TAT), but also improve the model accuracies and Model-to-Hardware Correlation (MHC). It is applied to the latest DRAM technology and dramatically reduces the development TAT up to 50% with improved model accuracies.","PeriodicalId":170070,"journal":{"name":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"The efficient DTCO Compact Modeling Solutions to Improve MHC and Reduce TAT\",\"authors\":\"Yohan Kim, U. Monga, Jungmin Lee, Minkyoung Kim, Jaesung Park, C. Yoo, Kyungjin Jung, Sungduk Hong, Sung Jin Kim, D. Kim, Hokyu Kang\",\"doi\":\"10.1109/SISPAD.2018.8551725\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper introduces the recent modeling challenges of the Process Development Kit (PDK) development due to the limitations of transistor scaling and the impact of new process technologies. And a new modeling solution, Agile PDK is presented to break though these development challenges by enabling the Design Technology Co-Optimization (DTCO) activities in the manufacturing levels. A series of advanced algorithms are newly introduced to not only reduce the PDK development time (TAT), but also improve the model accuracies and Model-to-Hardware Correlation (MHC). It is applied to the latest DRAM technology and dramatically reduces the development TAT up to 50% with improved model accuracies.\",\"PeriodicalId\":170070,\"journal\":{\"name\":\"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SISPAD.2018.8551725\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2018.8551725","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文介绍了由于晶体管缩放的限制和新工艺技术的影响而导致的工艺开发套件(PDK)开发的最新建模挑战。提出了一种新的建模解决方案——敏捷PDK,通过在制造层面实现设计技术协同优化(DTCO)活动来突破这些开发挑战。引入了一系列先进的算法,不仅缩短了PDK开发时间(TAT),而且提高了模型精度和模型-硬件相关性(MHC)。它应用于最新的DRAM技术,并大幅降低开发TAT高达50%,提高了模型精度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The efficient DTCO Compact Modeling Solutions to Improve MHC and Reduce TAT
This paper introduces the recent modeling challenges of the Process Development Kit (PDK) development due to the limitations of transistor scaling and the impact of new process technologies. And a new modeling solution, Agile PDK is presented to break though these development challenges by enabling the Design Technology Co-Optimization (DTCO) activities in the manufacturing levels. A series of advanced algorithms are newly introduced to not only reduce the PDK development time (TAT), but also improve the model accuracies and Model-to-Hardware Correlation (MHC). It is applied to the latest DRAM technology and dramatically reduces the development TAT up to 50% with improved model accuracies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信