{"title":"DC - 10GHz射频数模转换器","authors":"M. Choe, Kang-Jin Lee, M. Seo, M. Teshome","doi":"10.1109/CSICS.2011.6062442","DOIUrl":null,"url":null,"abstract":"Abstract- In this work we present recent results on high-speed, multi-Nyquist Digital-to-Analog Converter (DAC) capable of RF signal generation well above 10GHz. The DAC is implemented Teledyne's InP double heterojunction bipolar transistor (DHBT) with 0.5im emitter width. The technology offers four level of gold interconnect with BCB dielectric, and thin-film resistor and MIM capacitor are available. Return-to-Zero (RZ) current switches are added to current steering DAC for high frequency wideband applications to achieve higher than 1GHz bandwidth. When clocked at 2.3GHz, the DAC output measures better than 60dB spurious-free dynamic range (SFDR) at 1GHz output frequency. With 2.7GHz data clock and 8.1GHz RZ clock, the measured performance is >50dBc SFDR at 8GHz output frequency. The chip measures 1450 x 2100im including bonding pads and dissipates 1.6 watt power.","PeriodicalId":275064,"journal":{"name":"2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"DC - 10GHz RF Digital to Analog Converter\",\"authors\":\"M. Choe, Kang-Jin Lee, M. Seo, M. Teshome\",\"doi\":\"10.1109/CSICS.2011.6062442\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Abstract- In this work we present recent results on high-speed, multi-Nyquist Digital-to-Analog Converter (DAC) capable of RF signal generation well above 10GHz. The DAC is implemented Teledyne's InP double heterojunction bipolar transistor (DHBT) with 0.5im emitter width. The technology offers four level of gold interconnect with BCB dielectric, and thin-film resistor and MIM capacitor are available. Return-to-Zero (RZ) current switches are added to current steering DAC for high frequency wideband applications to achieve higher than 1GHz bandwidth. When clocked at 2.3GHz, the DAC output measures better than 60dB spurious-free dynamic range (SFDR) at 1GHz output frequency. With 2.7GHz data clock and 8.1GHz RZ clock, the measured performance is >50dBc SFDR at 8GHz output frequency. The chip measures 1450 x 2100im including bonding pads and dissipates 1.6 watt power.\",\"PeriodicalId\":275064,\"journal\":{\"name\":\"2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSICS.2011.6062442\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2011.6062442","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Abstract- In this work we present recent results on high-speed, multi-Nyquist Digital-to-Analog Converter (DAC) capable of RF signal generation well above 10GHz. The DAC is implemented Teledyne's InP double heterojunction bipolar transistor (DHBT) with 0.5im emitter width. The technology offers four level of gold interconnect with BCB dielectric, and thin-film resistor and MIM capacitor are available. Return-to-Zero (RZ) current switches are added to current steering DAC for high frequency wideband applications to achieve higher than 1GHz bandwidth. When clocked at 2.3GHz, the DAC output measures better than 60dB spurious-free dynamic range (SFDR) at 1GHz output frequency. With 2.7GHz data clock and 8.1GHz RZ clock, the measured performance is >50dBc SFDR at 8GHz output frequency. The chip measures 1450 x 2100im including bonding pads and dissipates 1.6 watt power.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
