基于开源组件的学术RISC-V芯片实现

J. Abella, C. Bulla, Guillem Cabo, F. Cazorla, A. Cristal, Max Doblas, R. Figueras, Alberto González, Carles Hernández, César Hernández, Víctor Jiménez, Leonidas Kosmidis, Vatistas Kostalabros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Joan Marimon, R. Martínez, J. Mendoza, F. Moll, Miquel Moreteó, Julian Pavon, Cristóbal Ramíez, M. A. Ramírez, Carlos Rojas, A. Rubio, Abraham Ruiz, Nehir Sonmez, Víctor Soria, L. Terés, O. Unsal, M. Valero, Iván Vargas, L. Villa
{"title":"基于开源组件的学术RISC-V芯片实现","authors":"J. Abella, C. Bulla, Guillem Cabo, F. Cazorla, A. Cristal, Max Doblas, R. Figueras, Alberto González, Carles Hernández, César Hernández, Víctor Jiménez, Leonidas Kosmidis, Vatistas Kostalabros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Joan Marimon, R. Martínez, J. Mendoza, F. Moll, Miquel Moreteó, Julian Pavon, Cristóbal Ramíez, M. A. Ramírez, Carlos Rojas, A. Rubio, Abraham Ruiz, Nehir Sonmez, Víctor Soria, L. Terés, O. Unsal, M. Valero, Iván Vargas, L. Villa","doi":"10.1109/DCIS51330.2020.9268664","DOIUrl":null,"url":null,"abstract":"The design presented in this paper, called preDRAC, is a RISC-V general purpose processor capable of booting Linux jointly developed by BSC, CIC-IPN, IMB-CNM (CSIC), and UPC. The preDRAC processor is the first RISC-V processor designed and fabricated by a Spanish or Mexican academic institution, and will be the basis of future RISC-V designs jointly developed by these institutions. This paper summarizes the design tasks, for FPGA first and for SoC later, from high architectural level descriptions down to RTL and then going through logic synthesis and physical design to get the layout ready for its final tapeout in CMOS 65nm technology.","PeriodicalId":186963,"journal":{"name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"31 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An Academic RISC-V Silicon Implementation Based on Open-Source Components\",\"authors\":\"J. Abella, C. Bulla, Guillem Cabo, F. Cazorla, A. Cristal, Max Doblas, R. Figueras, Alberto González, Carles Hernández, César Hernández, Víctor Jiménez, Leonidas Kosmidis, Vatistas Kostalabros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Joan Marimon, R. Martínez, J. Mendoza, F. Moll, Miquel Moreteó, Julian Pavon, Cristóbal Ramíez, M. A. Ramírez, Carlos Rojas, A. Rubio, Abraham Ruiz, Nehir Sonmez, Víctor Soria, L. Terés, O. Unsal, M. Valero, Iván Vargas, L. Villa\",\"doi\":\"10.1109/DCIS51330.2020.9268664\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design presented in this paper, called preDRAC, is a RISC-V general purpose processor capable of booting Linux jointly developed by BSC, CIC-IPN, IMB-CNM (CSIC), and UPC. The preDRAC processor is the first RISC-V processor designed and fabricated by a Spanish or Mexican academic institution, and will be the basis of future RISC-V designs jointly developed by these institutions. This paper summarizes the design tasks, for FPGA first and for SoC later, from high architectural level descriptions down to RTL and then going through logic synthesis and physical design to get the layout ready for its final tapeout in CMOS 65nm technology.\",\"PeriodicalId\":186963,\"journal\":{\"name\":\"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)\",\"volume\":\"31 3\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCIS51330.2020.9268664\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCIS51330.2020.9268664","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文设计的preDRAC是由BSC、CIC-IPN、IMB-CNM (CSIC)和UPC共同开发的能够启动Linux的RISC-V通用处理器。preDRAC处理器是第一个由西班牙或墨西哥学术机构设计和制造的RISC-V处理器,并将成为这些机构联合开发的未来RISC-V设计的基础。本文总结了设计任务,首先是FPGA,然后是SoC,从高级架构级描述到RTL,然后经过逻辑综合和物理设计,为CMOS 65nm技术的最终带出做好准备。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Academic RISC-V Silicon Implementation Based on Open-Source Components
The design presented in this paper, called preDRAC, is a RISC-V general purpose processor capable of booting Linux jointly developed by BSC, CIC-IPN, IMB-CNM (CSIC), and UPC. The preDRAC processor is the first RISC-V processor designed and fabricated by a Spanish or Mexican academic institution, and will be the basis of future RISC-V designs jointly developed by these institutions. This paper summarizes the design tasks, for FPGA first and for SoC later, from high architectural level descriptions down to RTL and then going through logic synthesis and physical design to get the layout ready for its final tapeout in CMOS 65nm technology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信