生物传感器应用的光学前端SAR ADC

W. Lai
{"title":"生物传感器应用的光学前端SAR ADC","authors":"W. Lai","doi":"10.1109/EDAPS50281.2020.9312885","DOIUrl":null,"url":null,"abstract":"This article introduces a 16-bit successive approximation register (SAR) analog-to-digital converter (ADC) with analog front-end and optical front-end circuit to detect biomedical signal for electroencephalography (EEG) applications. The proposed integrated design is 16-bit SAR ADC that achieves exceptional performance while consuming very low consumption and high dynamic range (DR) in parallel two pairs of 8-bit SAR ADC with SC low-pass filter. The dynamic comparator contains an asynchronous control sampling switches between high and low potential to internally proposed the timing source to optimizing dissipation of half comparator and digital circuit. The average switching energy and total capacitance are reduced.","PeriodicalId":137699,"journal":{"name":"2020 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"SAR ADC with Optical Frontend for Biosensor Applications\",\"authors\":\"W. Lai\",\"doi\":\"10.1109/EDAPS50281.2020.9312885\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article introduces a 16-bit successive approximation register (SAR) analog-to-digital converter (ADC) with analog front-end and optical front-end circuit to detect biomedical signal for electroencephalography (EEG) applications. The proposed integrated design is 16-bit SAR ADC that achieves exceptional performance while consuming very low consumption and high dynamic range (DR) in parallel two pairs of 8-bit SAR ADC with SC low-pass filter. The dynamic comparator contains an asynchronous control sampling switches between high and low potential to internally proposed the timing source to optimizing dissipation of half comparator and digital circuit. The average switching energy and total capacitance are reduced.\",\"PeriodicalId\":137699,\"journal\":{\"name\":\"2020 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS)\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-12-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDAPS50281.2020.9312885\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDAPS50281.2020.9312885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种具有模拟前端和光前端电路的16位逐次逼近寄存器(SAR)模数转换器(ADC),用于脑电图(EEG)的生物医学信号检测。所提出的集成设计是16位SAR ADC,在消耗非常低的功耗和高动态范围(DR)的同时,实现了卓越的性能,并行两对8位SAR ADC和SC低通滤波器。动态比较器包含异步控制采样在高、低电位之间切换,内部提出时序源,以优化半比较器和数字电路的耗散。降低了平均开关能量和总电容。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
SAR ADC with Optical Frontend for Biosensor Applications
This article introduces a 16-bit successive approximation register (SAR) analog-to-digital converter (ADC) with analog front-end and optical front-end circuit to detect biomedical signal for electroencephalography (EEG) applications. The proposed integrated design is 16-bit SAR ADC that achieves exceptional performance while consuming very low consumption and high dynamic range (DR) in parallel two pairs of 8-bit SAR ADC with SC low-pass filter. The dynamic comparator contains an asynchronous control sampling switches between high and low potential to internally proposed the timing source to optimizing dissipation of half comparator and digital circuit. The average switching energy and total capacitance are reduced.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信