流水线adc中的数字伪背景校正方法

A. Jalili, S. Sayedi
{"title":"流水线adc中的数字伪背景校正方法","authors":"A. Jalili, S. Sayedi","doi":"10.1109/MWSCAS.2008.4616879","DOIUrl":null,"url":null,"abstract":"This paper presents a pseudo-background calibration method for the pipelined ADCs in which a main ADC and an extra low resolution, low speed ADC are used. The proposed method uses foreground calibration scheme for the main ADC, but at the same time, it works without any interruption in the normal conversion process by using of the extra ADC for the conversion of the skipped samples. The error associated with the extra ADC, its impact on the overall behavior of the ADC, and its distribution behavior are theoretically analyzed, and the results are verified by simulation. A 12-bit 1.5 bit/stage pipelined ADC and a 12-bit 1.5 bit/stage cyclic ADC are used for the main and the extra ADCs respectively.","PeriodicalId":118637,"journal":{"name":"2008 51st Midwest Symposium on Circuits and Systems","volume":"2 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-09-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A digital pseudo background correction method in pipelined ADCs\",\"authors\":\"A. Jalili, S. Sayedi\",\"doi\":\"10.1109/MWSCAS.2008.4616879\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a pseudo-background calibration method for the pipelined ADCs in which a main ADC and an extra low resolution, low speed ADC are used. The proposed method uses foreground calibration scheme for the main ADC, but at the same time, it works without any interruption in the normal conversion process by using of the extra ADC for the conversion of the skipped samples. The error associated with the extra ADC, its impact on the overall behavior of the ADC, and its distribution behavior are theoretically analyzed, and the results are verified by simulation. A 12-bit 1.5 bit/stage pipelined ADC and a 12-bit 1.5 bit/stage cyclic ADC are used for the main and the extra ADCs respectively.\",\"PeriodicalId\":118637,\"journal\":{\"name\":\"2008 51st Midwest Symposium on Circuits and Systems\",\"volume\":\"2 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-09-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 51st Midwest Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2008.4616879\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 51st Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2008.4616879","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种采用主ADC和超低分辨率低速ADC的流水线式ADC的伪背景标定方法。该方法对主ADC采用前景校准方案,同时利用额外的ADC对跳过的样本进行转换,不中断正常的转换过程。从理论上分析了与额外ADC相关的误差、对ADC整体性能的影响及其分布行为,并通过仿真验证了结果。主ADC和辅助ADC分别采用12位1.5位/级流水线ADC和12位1.5位/级循环ADC。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A digital pseudo background correction method in pipelined ADCs
This paper presents a pseudo-background calibration method for the pipelined ADCs in which a main ADC and an extra low resolution, low speed ADC are used. The proposed method uses foreground calibration scheme for the main ADC, but at the same time, it works without any interruption in the normal conversion process by using of the extra ADC for the conversion of the skipped samples. The error associated with the extra ADC, its impact on the overall behavior of the ADC, and its distribution behavior are theoretically analyzed, and the results are verified by simulation. A 12-bit 1.5 bit/stage pipelined ADC and a 12-bit 1.5 bit/stage cyclic ADC are used for the main and the extra ADCs respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信