一种超小型无电容LDO,具有可控电阻技术和仅mosfet带隙

Long Nguyen, K. Le, Loan Pham-Nguyen Hanoi
{"title":"一种超小型无电容LDO,具有可控电阻技术和仅mosfet带隙","authors":"Long Nguyen, K. Le, Loan Pham-Nguyen Hanoi","doi":"10.1109/ATC.2015.7388354","DOIUrl":null,"url":null,"abstract":"In this paper, we propose an ultra-small low dropout regulator (LDO) for NFC tag combining two new techniques. Firstly, a voltage bandgap is designed using only MOSFET instead of BJT in conventional architecture to reduce significantly the chip size. Secondly, to increase the stability of LDO we proposed a controlled circuit to vary output resistance according to output-load current. The latter technique also allows removing the feedback capacitor normally used in a conventional LDO architecture. The proposed LDO has a stable output voltage at 1.8V with input voltage varying from 2.1V to 3.3 V, a maximum current of 10 mA, and only 0.0058 mm2 chip area.","PeriodicalId":142783,"journal":{"name":"2015 International Conference on Advanced Technologies for Communications (ATC)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"An ultra-small capacitor-less LDO with controlled-resistance technique and MOSFET-only bandgap\",\"authors\":\"Long Nguyen, K. Le, Loan Pham-Nguyen Hanoi\",\"doi\":\"10.1109/ATC.2015.7388354\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose an ultra-small low dropout regulator (LDO) for NFC tag combining two new techniques. Firstly, a voltage bandgap is designed using only MOSFET instead of BJT in conventional architecture to reduce significantly the chip size. Secondly, to increase the stability of LDO we proposed a controlled circuit to vary output resistance according to output-load current. The latter technique also allows removing the feedback capacitor normally used in a conventional LDO architecture. The proposed LDO has a stable output voltage at 1.8V with input voltage varying from 2.1V to 3.3 V, a maximum current of 10 mA, and only 0.0058 mm2 chip area.\",\"PeriodicalId\":142783,\"journal\":{\"name\":\"2015 International Conference on Advanced Technologies for Communications (ATC)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 International Conference on Advanced Technologies for Communications (ATC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ATC.2015.7388354\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Conference on Advanced Technologies for Communications (ATC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATC.2015.7388354","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文结合两种新技术,提出了一种用于NFC标签的超小型低差调节器(LDO)。首先,仅使用MOSFET而不是传统结构中的BJT来设计电压带隙,以显着减小芯片尺寸。其次,为了提高LDO的稳定性,我们提出了一种根据输出负载电流变化输出电阻的控制电路。后一种技术还允许移除通常在传统LDO架构中使用的反馈电容器。该LDO输出电压稳定在1.8V,输入电压在2.1V ~ 3.3 V之间变化,最大电流为10 mA,芯片面积仅为0.0058 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An ultra-small capacitor-less LDO with controlled-resistance technique and MOSFET-only bandgap
In this paper, we propose an ultra-small low dropout regulator (LDO) for NFC tag combining two new techniques. Firstly, a voltage bandgap is designed using only MOSFET instead of BJT in conventional architecture to reduce significantly the chip size. Secondly, to increase the stability of LDO we proposed a controlled circuit to vary output resistance according to output-load current. The latter technique also allows removing the feedback capacitor normally used in a conventional LDO architecture. The proposed LDO has a stable output voltage at 1.8V with input voltage varying from 2.1V to 3.3 V, a maximum current of 10 mA, and only 0.0058 mm2 chip area.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信