超低电压超低功耗CMOS超宽带LNA采用正向体偏置

A. Dehqan, E. Kargaran, K. Mafinezhad, H. Nabovati
{"title":"超低电压超低功耗CMOS超宽带LNA采用正向体偏置","authors":"A. Dehqan, E. Kargaran, K. Mafinezhad, H. Nabovati","doi":"10.1109/MWSCAS.2012.6292008","DOIUrl":null,"url":null,"abstract":"A fully integrated low noise amplifier suitable for ultra-low voltage and ultra-low-power UWB applications is designed and simulated in a standard 0.18μm CMOS technology. Using the common gate, current reuse topology and forward body biasing technique, the proposed UWB LNA works at a very low supply voltage and low power consumption. The flat gain diagram of the LNA are achieved by the series inductors insertion between the cascaded stages of LNA .The proposed UWB LNA has a maximum power gain of 14.6 dB with a minimum noise figure of 3.7 dB, while consuming 3.1mW power with an ultra low supply voltage of 0.6 V.","PeriodicalId":324891,"journal":{"name":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"200 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-09-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"An ultra low voltage ultra low power CMOS UWB LNA using forward body biasing\",\"authors\":\"A. Dehqan, E. Kargaran, K. Mafinezhad, H. Nabovati\",\"doi\":\"10.1109/MWSCAS.2012.6292008\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fully integrated low noise amplifier suitable for ultra-low voltage and ultra-low-power UWB applications is designed and simulated in a standard 0.18μm CMOS technology. Using the common gate, current reuse topology and forward body biasing technique, the proposed UWB LNA works at a very low supply voltage and low power consumption. The flat gain diagram of the LNA are achieved by the series inductors insertion between the cascaded stages of LNA .The proposed UWB LNA has a maximum power gain of 14.6 dB with a minimum noise figure of 3.7 dB, while consuming 3.1mW power with an ultra low supply voltage of 0.6 V.\",\"PeriodicalId\":324891,\"journal\":{\"name\":\"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"volume\":\"200 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-09-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2012.6292008\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2012.6292008","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

摘要

采用标准0.18μm CMOS技术设计并仿真了一款适用于超低电压和超低功耗UWB应用的全集成低噪声放大器。利用共栅极、电流复用拓扑和正向体偏置技术,所提出的超宽带LNA工作在极低的电源电压和低功耗下。通过在LNA级联级之间插入串联电感器,实现了LNA的平坦增益图。该UWB LNA的最大功率增益为14.6 dB,最小噪声系数为3.7 dB,功耗为3.1mW,电源电压为0.6 V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An ultra low voltage ultra low power CMOS UWB LNA using forward body biasing
A fully integrated low noise amplifier suitable for ultra-low voltage and ultra-low-power UWB applications is designed and simulated in a standard 0.18μm CMOS technology. Using the common gate, current reuse topology and forward body biasing technique, the proposed UWB LNA works at a very low supply voltage and low power consumption. The flat gain diagram of the LNA are achieved by the series inductors insertion between the cascaded stages of LNA .The proposed UWB LNA has a maximum power gain of 14.6 dB with a minimum noise figure of 3.7 dB, while consuming 3.1mW power with an ultra low supply voltage of 0.6 V.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信