Sachin Kumar, Dipti, Kasi Bandla, D. Pal, M. Goswami
{"title":"基于2位/级可重用性的8位二进制查找ADC设计方法","authors":"Sachin Kumar, Dipti, Kasi Bandla, D. Pal, M. Goswami","doi":"10.1109/TENSYMP55890.2023.10223612","DOIUrl":null,"url":null,"abstract":"This paper briefs a design of binary search (BS) analog-to-digital converter (ADC) using only N-2 comparators for N-bit resolution. The proposed design used efficient circuit design approach and reusability concept while designing the data converters. The post layout simulation done on UMC 180 nm CMOS technology using Cadence Spectre showed 21.1 mW of power-dissipation, 0.06 mm2 of chip area, 7.5ns of conversion time and achieves 1 pJ/step-conversion Walden Figure of Merit (FOM). The proposed design is suitable for RFID and in SOC-applications.","PeriodicalId":314726,"journal":{"name":"2023 IEEE Region 10 Symposium (TENSYMP)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-09-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 2bit/stage Reusability based methodology for designing 8-bit Binary Search ADC\",\"authors\":\"Sachin Kumar, Dipti, Kasi Bandla, D. Pal, M. Goswami\",\"doi\":\"10.1109/TENSYMP55890.2023.10223612\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper briefs a design of binary search (BS) analog-to-digital converter (ADC) using only N-2 comparators for N-bit resolution. The proposed design used efficient circuit design approach and reusability concept while designing the data converters. The post layout simulation done on UMC 180 nm CMOS technology using Cadence Spectre showed 21.1 mW of power-dissipation, 0.06 mm2 of chip area, 7.5ns of conversion time and achieves 1 pJ/step-conversion Walden Figure of Merit (FOM). The proposed design is suitable for RFID and in SOC-applications.\",\"PeriodicalId\":314726,\"journal\":{\"name\":\"2023 IEEE Region 10 Symposium (TENSYMP)\",\"volume\":\"44 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-09-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE Region 10 Symposium (TENSYMP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TENSYMP55890.2023.10223612\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE Region 10 Symposium (TENSYMP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENSYMP55890.2023.10223612","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 2bit/stage Reusability based methodology for designing 8-bit Binary Search ADC
This paper briefs a design of binary search (BS) analog-to-digital converter (ADC) using only N-2 comparators for N-bit resolution. The proposed design used efficient circuit design approach and reusability concept while designing the data converters. The post layout simulation done on UMC 180 nm CMOS technology using Cadence Spectre showed 21.1 mW of power-dissipation, 0.06 mm2 of chip area, 7.5ns of conversion time and achieves 1 pJ/step-conversion Walden Figure of Merit (FOM). The proposed design is suitable for RFID and in SOC-applications.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
