开发电力电子封装的框架

D. Hopkins, S. Mathúna, A. Alderman, J. Flannery
{"title":"开发电力电子封装的框架","authors":"D. Hopkins, S. Mathúna, A. Alderman, J. Flannery","doi":"10.1109/APEC.1998.647663","DOIUrl":null,"url":null,"abstract":"As the integration of electro-physical circuits increases, many physical components and topologies are either directly or indirectly determined by the electrical designer. This paper presents a packaging technology framework for designers to better understand, evaluate and communicate the technical needs for a 'physical circuit'. The framework goes further in proposing a systematic method to link technical power packaging issues to user requirements as the basis for developing a power electronics technology roadmap. This paper presents the framework as a three-dimensional coordinate of user requirements, levels of packaging and interfaces and pathways, cross-cut by a fourth dimension of energy forms. Examples assist the reader in understanding the framework and appreciating the potential for application of the framework in the future developments of power electronics packaging.","PeriodicalId":156715,"journal":{"name":"APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition","volume":"116 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-02-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"29","resultStr":"{\"title\":\"A framework for developing power electronics packaging\",\"authors\":\"D. Hopkins, S. Mathúna, A. Alderman, J. Flannery\",\"doi\":\"10.1109/APEC.1998.647663\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As the integration of electro-physical circuits increases, many physical components and topologies are either directly or indirectly determined by the electrical designer. This paper presents a packaging technology framework for designers to better understand, evaluate and communicate the technical needs for a 'physical circuit'. The framework goes further in proposing a systematic method to link technical power packaging issues to user requirements as the basis for developing a power electronics technology roadmap. This paper presents the framework as a three-dimensional coordinate of user requirements, levels of packaging and interfaces and pathways, cross-cut by a fourth dimension of energy forms. Examples assist the reader in understanding the framework and appreciating the potential for application of the framework in the future developments of power electronics packaging.\",\"PeriodicalId\":156715,\"journal\":{\"name\":\"APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition\",\"volume\":\"116 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-02-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"29\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEC.1998.647663\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC.1998.647663","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 29

摘要

随着电物理电路集成度的提高,许多物理元件和拓扑结构直接或间接地由电气设计人员决定。本文为设计人员提供了一个封装技术框架,以便更好地理解、评估和沟通“物理电路”的技术需求。该框架进一步提出了一种系统的方法,将技术电源封装问题与用户需求联系起来,作为制定电力电子技术路线图的基础。本文将框架呈现为用户需求、包装层次、接口和路径的三维坐标,并通过能量形式的第四个维度进行横切。示例帮助读者理解框架并欣赏该框架在电力电子封装的未来发展中的应用潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A framework for developing power electronics packaging
As the integration of electro-physical circuits increases, many physical components and topologies are either directly or indirectly determined by the electrical designer. This paper presents a packaging technology framework for designers to better understand, evaluate and communicate the technical needs for a 'physical circuit'. The framework goes further in proposing a systematic method to link technical power packaging issues to user requirements as the basis for developing a power electronics technology roadmap. This paper presents the framework as a three-dimensional coordinate of user requirements, levels of packaging and interfaces and pathways, cross-cut by a fourth dimension of energy forms. Examples assist the reader in understanding the framework and appreciating the potential for application of the framework in the future developments of power electronics packaging.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信