一种高效节能的片上多核控制系统

2019 III International Conference on Control in Technical Systems (CTS) Pub Date : 2019-10-01 DOI:10.1109/CTS48763.2019.8973274

D. Kostygov, A. Gruzlikov, N. Kolesov, M. Tolmacheva

{"title":"一种高效节能的片上多核控制系统","authors":"D. Kostygov, A. Gruzlikov, N. Kolesov, M. Tolmacheva","doi":"10.1109/CTS48763.2019.8973274","DOIUrl":null,"url":null,"abstract":"An approach to designing fault-tolerant and power-efficient multicore systems on chip for real-time control is proposed. It is assumed that a multicore system has a reserve cores on the chip, allowing for additional information processing. The approach is based on the rules of introducing redundancy aimed at reducing power consumption and the principles of system-level fault diagnosis, making it possible to decentralize the system recovery in case of failure.","PeriodicalId":118995,"journal":{"name":"2019 III International Conference on Control in Technical Systems (CTS)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Power Efficient Multicore Control System on Chip\",\"authors\":\"D. Kostygov, A. Gruzlikov, N. Kolesov, M. Tolmacheva\",\"doi\":\"10.1109/CTS48763.2019.8973274\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An approach to designing fault-tolerant and power-efficient multicore systems on chip for real-time control is proposed. It is assumed that a multicore system has a reserve cores on the chip, allowing for additional information processing. The approach is based on the rules of introducing redundancy aimed at reducing power consumption and the principles of system-level fault diagnosis, making it possible to decentralize the system recovery in case of failure.\",\"PeriodicalId\":118995,\"journal\":{\"name\":\"2019 III International Conference on Control in Technical Systems (CTS)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 III International Conference on Control in Technical Systems (CTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CTS48763.2019.8973274\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 III International Conference on Control in Technical Systems (CTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CTS48763.2019.8973274","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

提出了一种设计容错、节能的芯片多核实时控制系统的方法。假设一个多核系统在芯片上有一个备用核，允许额外的信息处理。该方法基于以降低功耗为目标的冗余引入规则和系统级故障诊断原则，使系统在发生故障时的分散恢复成为可能。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Power Efficient Multicore Control System on Chip

An approach to designing fault-tolerant and power-efficient multicore systems on chip for real-time control is proposed. It is assumed that a multicore system has a reserve cores on the chip, allowing for additional information processing. The approach is based on the rules of introducing redundancy aimed at reducing power consumption and the principles of system-level fault diagnosis, making it possible to decentralize the system recovery in case of failure.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2019 III International Conference on Control in Technical Systems (CTS)

自引率

0.00%

发文量