一个目标跟踪算法的硬件开发与实现

I. Mahmoud, H.A. Abd El-Halym, S. Habib
{"title":"一个目标跟踪算法的硬件开发与实现","authors":"I. Mahmoud, H.A. Abd El-Halym, S. Habib","doi":"10.1109/ICM.2003.237926","DOIUrl":null,"url":null,"abstract":"This paper presents hardware development and implementation of an algorithm for object tracking. The presented parallel hardware implementation is necessary for real time tracking. The parallelism has been accomplished by implementing the computational-intensive Block Matching Algorithm (BMA) via a semisystolic array of non-programmable Processor Elements (PEs). This paper also, describes an efficient architecture for maximum repetition module for calculating the moving object centroid and its motion vector. The design is described using Synthesizable VHDL code under Xilinx foundation series 2.1, CAD environment.","PeriodicalId":180690,"journal":{"name":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","volume":"82 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Hardware development and implementation of an object tracking algorithm\",\"authors\":\"I. Mahmoud, H.A. Abd El-Halym, S. Habib\",\"doi\":\"10.1109/ICM.2003.237926\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents hardware development and implementation of an algorithm for object tracking. The presented parallel hardware implementation is necessary for real time tracking. The parallelism has been accomplished by implementing the computational-intensive Block Matching Algorithm (BMA) via a semisystolic array of non-programmable Processor Elements (PEs). This paper also, describes an efficient architecture for maximum repetition module for calculating the moving object centroid and its motion vector. The design is described using Synthesizable VHDL code under Xilinx foundation series 2.1, CAD environment.\",\"PeriodicalId\":180690,\"journal\":{\"name\":\"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)\",\"volume\":\"82 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICM.2003.237926\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2003.237926","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文介绍了一种目标跟踪算法的硬件开发和实现。所提出的并行硬件实现是实时跟踪所必需的。并行性是通过非可编程处理器元件(pe)的半收缩阵列实现计算密集型块匹配算法(BMA)来实现的。本文还介绍了一种用于计算运动物体质心及其运动矢量的最大重复模块的有效结构。在赛灵思基础系列2.1、CAD环境下,使用可合成的VHDL代码进行设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Hardware development and implementation of an object tracking algorithm
This paper presents hardware development and implementation of an algorithm for object tracking. The presented parallel hardware implementation is necessary for real time tracking. The parallelism has been accomplished by implementing the computational-intensive Block Matching Algorithm (BMA) via a semisystolic array of non-programmable Processor Elements (PEs). This paper also, describes an efficient architecture for maximum repetition module for calculating the moving object centroid and its motion vector. The design is described using Synthesizable VHDL code under Xilinx foundation series 2.1, CAD environment.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信