一个进化算法测试平台,用于在硬件上快速实现算法

T. Smilkstein, K. Tati, Parashar Barve, M. Hai, Kittisak Sajjapongse, Durgesh K. Sharma
{"title":"一个进化算法测试平台,用于在硬件上快速实现算法","authors":"T. Smilkstein, K. Tati, Parashar Barve, M. Hai, Kittisak Sajjapongse, Durgesh K. Sharma","doi":"10.1109/ESDIS.2009.4938999","DOIUrl":null,"url":null,"abstract":"We have developed a general purpose evolutionary algorithm testbed (GPeat) that allows evolutionary algorithm designers to quickly and with minimal hardware knowledge move their algorithms into hardware. A user programs the testbed through a graphical user interface (GUI) that lets the user choose system parameters such as types and combinations of crossovers and mutations, initial population descriptions, fitness function rules, criteria for selection and elitism rates. A variety of sensors or computer connections can be made to the testbed so that both intrinsic and extrinsic runs can be carried out. Outputs of the testbed can likewise be computer or device directed. Use of the GUI requires minimal knowledge of hardware and connecting sensors and output devices to the board requires only the ability to identify basic device characteristics (i.e. voltage or current output, analog or digital output). In this first version, sensor inputs, fitness/chromosome value pairs, generated initial values, selected outputs are dumped to a file on the computer for analysis. New evolutionary algorithm specific hardware structures have also been developed which can provide faster run times than direct FPGA implementations. This tool will allow quick prototyping for those wanting to move their algorithms from the computer to the real world, the option to use the hardware as a debugging tool or as the final embedded, portable evolutionary algorithm hardware system.","PeriodicalId":257215,"journal":{"name":"2009 IEEE Workshop on Evolving and Self-Developing Intelligent Systems","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An evolutionary algorithm testbed for quick implementation of algorithms in hardware\",\"authors\":\"T. Smilkstein, K. Tati, Parashar Barve, M. Hai, Kittisak Sajjapongse, Durgesh K. Sharma\",\"doi\":\"10.1109/ESDIS.2009.4938999\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We have developed a general purpose evolutionary algorithm testbed (GPeat) that allows evolutionary algorithm designers to quickly and with minimal hardware knowledge move their algorithms into hardware. A user programs the testbed through a graphical user interface (GUI) that lets the user choose system parameters such as types and combinations of crossovers and mutations, initial population descriptions, fitness function rules, criteria for selection and elitism rates. A variety of sensors or computer connections can be made to the testbed so that both intrinsic and extrinsic runs can be carried out. Outputs of the testbed can likewise be computer or device directed. Use of the GUI requires minimal knowledge of hardware and connecting sensors and output devices to the board requires only the ability to identify basic device characteristics (i.e. voltage or current output, analog or digital output). In this first version, sensor inputs, fitness/chromosome value pairs, generated initial values, selected outputs are dumped to a file on the computer for analysis. New evolutionary algorithm specific hardware structures have also been developed which can provide faster run times than direct FPGA implementations. This tool will allow quick prototyping for those wanting to move their algorithms from the computer to the real world, the option to use the hardware as a debugging tool or as the final embedded, portable evolutionary algorithm hardware system.\",\"PeriodicalId\":257215,\"journal\":{\"name\":\"2009 IEEE Workshop on Evolving and Self-Developing Intelligent Systems\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-05-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE Workshop on Evolving and Self-Developing Intelligent Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESDIS.2009.4938999\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE Workshop on Evolving and Self-Developing Intelligent Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESDIS.2009.4938999","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

我们已经开发了一个通用的进化算法测试平台(GPeat),它允许进化算法设计者以最少的硬件知识快速地将他们的算法移动到硬件中。用户通过图形用户界面(GUI)对试验台进行编程,该界面允许用户选择系统参数,如交叉和突变的类型和组合、初始种群描述、适应度函数规则、选择标准和精英率。可以将各种传感器或计算机连接到试验台,以便进行内部和外部运行。试验台的输出同样可以由计算机或设备指导。使用GUI需要最少的硬件知识,将传感器和输出设备连接到电路板只需要识别基本设备特性的能力(即电压或电流输出,模拟或数字输出)。在第一个版本中,传感器输入、适应度/染色体值对、生成的初始值、选择的输出被转储到计算机上的一个文件中进行分析。新的进化算法特定的硬件结构也被开发出来,可以提供比直接FPGA实现更快的运行时间。这个工具将允许那些想要将他们的算法从计算机转移到现实世界的人快速原型,选择使用硬件作为调试工具或作为最终的嵌入式,便携式进化算法硬件系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An evolutionary algorithm testbed for quick implementation of algorithms in hardware
We have developed a general purpose evolutionary algorithm testbed (GPeat) that allows evolutionary algorithm designers to quickly and with minimal hardware knowledge move their algorithms into hardware. A user programs the testbed through a graphical user interface (GUI) that lets the user choose system parameters such as types and combinations of crossovers and mutations, initial population descriptions, fitness function rules, criteria for selection and elitism rates. A variety of sensors or computer connections can be made to the testbed so that both intrinsic and extrinsic runs can be carried out. Outputs of the testbed can likewise be computer or device directed. Use of the GUI requires minimal knowledge of hardware and connecting sensors and output devices to the board requires only the ability to identify basic device characteristics (i.e. voltage or current output, analog or digital output). In this first version, sensor inputs, fitness/chromosome value pairs, generated initial values, selected outputs are dumped to a file on the computer for analysis. New evolutionary algorithm specific hardware structures have also been developed which can provide faster run times than direct FPGA implementations. This tool will allow quick prototyping for those wanting to move their algorithms from the computer to the real world, the option to use the hardware as a debugging tool or as the final embedded, portable evolutionary algorithm hardware system.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信