{"title":"编译器生成硅结构的方法","authors":"Antonio Martínez, S. Nance","doi":"10.5555/800033.800883","DOIUrl":null,"url":null,"abstract":"A unique cell compiler is described which uses a combination of high level or systems level parameters to define and build complex cells such as RAMs, ROMs and PLAs. The techniques include specialized macros residing in VIP (VLSI Implementation Program), a powerful procedural design language, and predefined component cells used to construct multiple variations of the same circuit.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Methodology for Compiler Generated Silicon Structures\",\"authors\":\"Antonio Martínez, S. Nance\",\"doi\":\"10.5555/800033.800883\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A unique cell compiler is described which uses a combination of high level or systems level parameters to define and build complex cells such as RAMs, ROMs and PLAs. The techniques include specialized macros residing in VIP (VLSI Implementation Program), a powerful procedural design language, and predefined component cells used to construct multiple variations of the same circuit.\",\"PeriodicalId\":188431,\"journal\":{\"name\":\"21st Design Automation Conference Proceedings\",\"volume\":\"80 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1984-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st Design Automation Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.5555/800033.800883\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st Design Automation Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.5555/800033.800883","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Methodology for Compiler Generated Silicon Structures
A unique cell compiler is described which uses a combination of high level or systems level parameters to define and build complex cells such as RAMs, ROMs and PLAs. The techniques include specialized macros residing in VIP (VLSI Implementation Program), a powerful procedural design language, and predefined component cells used to construct multiple variations of the same circuit.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
