基于双多核DSP和FPGA的通用图像处理平台设计

Zhenhuan Zhan, Wei Hao, Yan Tian, Da-wei Yao, Xianhong Wang
{"title":"基于双多核DSP和FPGA的通用图像处理平台设计","authors":"Zhenhuan Zhan, Wei Hao, Yan Tian, Da-wei Yao, Xianhong Wang","doi":"10.1109/ISCID.2012.210","DOIUrl":null,"url":null,"abstract":"As an application of TI's latest multi-core DSP chip TMS320C6678 and Xilinx's FPGA chip XC5VLX110T, This paper designed and implemented a dual-DSP and FPGA real-time image processing system based on the Serial Rapid IO (SRIO), Hyperlink and reconfigurable technology. It used TMS320C6678 on-chip SRIO and Hyperlink interface module, XC5VLX110T on-chip Rocket IO modules, reconfigurable technology to implement a DSP and FPGA loosely coupled parallel interconnection reconfigurable system. on Embedded operating system's DSP / BIOS architecture, this paper implemented the program of hardware driver of bottom layer and the corresponding data transfer procedures, and also completed the transmission of digital images.","PeriodicalId":246432,"journal":{"name":"2012 Fifth International Symposium on Computational Intelligence and Design","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"A Design of Versatile Image Processing Platform Based on the Dual Multi-core DSP and FPGA\",\"authors\":\"Zhenhuan Zhan, Wei Hao, Yan Tian, Da-wei Yao, Xianhong Wang\",\"doi\":\"10.1109/ISCID.2012.210\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As an application of TI's latest multi-core DSP chip TMS320C6678 and Xilinx's FPGA chip XC5VLX110T, This paper designed and implemented a dual-DSP and FPGA real-time image processing system based on the Serial Rapid IO (SRIO), Hyperlink and reconfigurable technology. It used TMS320C6678 on-chip SRIO and Hyperlink interface module, XC5VLX110T on-chip Rocket IO modules, reconfigurable technology to implement a DSP and FPGA loosely coupled parallel interconnection reconfigurable system. on Embedded operating system's DSP / BIOS architecture, this paper implemented the program of hardware driver of bottom layer and the corresponding data transfer procedures, and also completed the transmission of digital images.\",\"PeriodicalId\":246432,\"journal\":{\"name\":\"2012 Fifth International Symposium on Computational Intelligence and Design\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 Fifth International Symposium on Computational Intelligence and Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCID.2012.210\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 Fifth International Symposium on Computational Intelligence and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCID.2012.210","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

本文应用TI公司最新的多核DSP芯片TMS320C6678和赛灵思公司的FPGA芯片XC5VLX110T,设计并实现了一种基于串行快速IO (SRIO)、Hyperlink和可重构技术的双DSP和FPGA实时图像处理系统。采用TMS320C6678片上SRIO和Hyperlink接口模块、XC5VLX110T片上Rocket IO模块、可重构技术,实现了一个DSP和FPGA松耦合并行互联的可重构系统。本文在嵌入式操作系统的DSP / BIOS架构上,实现了底层硬件驱动程序和相应的数据传输程序,并完成了数字图像的传输。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Design of Versatile Image Processing Platform Based on the Dual Multi-core DSP and FPGA
As an application of TI's latest multi-core DSP chip TMS320C6678 and Xilinx's FPGA chip XC5VLX110T, This paper designed and implemented a dual-DSP and FPGA real-time image processing system based on the Serial Rapid IO (SRIO), Hyperlink and reconfigurable technology. It used TMS320C6678 on-chip SRIO and Hyperlink interface module, XC5VLX110T on-chip Rocket IO modules, reconfigurable technology to implement a DSP and FPGA loosely coupled parallel interconnection reconfigurable system. on Embedded operating system's DSP / BIOS architecture, this paper implemented the program of hardware driver of bottom layer and the corresponding data transfer procedures, and also completed the transmission of digital images.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信