Hemayet Hossain, M. Ahmed, A. Al-Nayeem, Tanzima Islam, Md. Mostofa Akbar
{"title":"gpnosim -一个用于片上网络的通用模拟器","authors":"Hemayet Hossain, M. Ahmed, A. Al-Nayeem, Tanzima Islam, Md. Mostofa Akbar","doi":"10.1109/ICICT.2007.375388","DOIUrl":null,"url":null,"abstract":"Network-on-chip (NoC) has gained considerable attention over the last few years as a paradigm for implementing communication among the system components embedded in a single chip. As such, there has been an increased need for defining and developing simulation software for carrying out simulation of NoC architectures. In this paper, we present gpNoCsim, a Java based general-purpose network simulator for NoC, which is built upon the object-oriented modular design of the NoC architecture components. Here we demonstrate the use of our proposed simulator by simulating several existing well-known architectures. We have also provided the guidelines on how to simulate future architectures. Finally, we have validated the outputs of gpNoCsim with the studies of existing NoC architectures.","PeriodicalId":206443,"journal":{"name":"2007 International Conference on Information and Communication Technology","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-03-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"55","resultStr":"{\"title\":\"Gpnocsim - A General Purpose Simulator for Network-On-Chip\",\"authors\":\"Hemayet Hossain, M. Ahmed, A. Al-Nayeem, Tanzima Islam, Md. Mostofa Akbar\",\"doi\":\"10.1109/ICICT.2007.375388\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Network-on-chip (NoC) has gained considerable attention over the last few years as a paradigm for implementing communication among the system components embedded in a single chip. As such, there has been an increased need for defining and developing simulation software for carrying out simulation of NoC architectures. In this paper, we present gpNoCsim, a Java based general-purpose network simulator for NoC, which is built upon the object-oriented modular design of the NoC architecture components. Here we demonstrate the use of our proposed simulator by simulating several existing well-known architectures. We have also provided the guidelines on how to simulate future architectures. Finally, we have validated the outputs of gpNoCsim with the studies of existing NoC architectures.\",\"PeriodicalId\":206443,\"journal\":{\"name\":\"2007 International Conference on Information and Communication Technology\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-03-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"55\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 International Conference on Information and Communication Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICT.2007.375388\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Conference on Information and Communication Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICT.2007.375388","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Gpnocsim - A General Purpose Simulator for Network-On-Chip
Network-on-chip (NoC) has gained considerable attention over the last few years as a paradigm for implementing communication among the system components embedded in a single chip. As such, there has been an increased need for defining and developing simulation software for carrying out simulation of NoC architectures. In this paper, we present gpNoCsim, a Java based general-purpose network simulator for NoC, which is built upon the object-oriented modular design of the NoC architecture components. Here we demonstrate the use of our proposed simulator by simulating several existing well-known architectures. We have also provided the guidelines on how to simulate future architectures. Finally, we have validated the outputs of gpNoCsim with the studies of existing NoC architectures.