V. Estivill-Castro, R. Hexel, Alberto Ramirez Regalado
{"title":"具有有限状态机安排的逻辑编程体系结构","authors":"V. Estivill-Castro, R. Hexel, Alberto Ramirez Regalado","doi":"10.1109/DCPS.2016.7588297","DOIUrl":null,"url":null,"abstract":"We incorporate logic programs (in particular Prolog) into reactive systems. We do this using Logic-labeled finitestate machines (LLFSMs), whose non-event-driven nature results in a deterministic schedule. We also advocate the use of a middleware under the Pull-approach, as opposed to the, currently very common, Push-approach, achieving deterministic semantics and the ability to ensure correctness in both the time and value domains. The deterministic schedule has other advantages, such as bounded resource use for inter-process communication as well as a smaller state space for formal verification. We demonstrate this architecture through a simple case study, contrasting the current prevalent Push approach in ROS [1] with the Pull approach recommended for LLFSMs.","PeriodicalId":187873,"journal":{"name":"2016 1st CPSWeek Workshop on Declarative Cyber-Physical Systems (DCPS)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Architecture for logic programing with arrangements of finite-state machines\",\"authors\":\"V. Estivill-Castro, R. Hexel, Alberto Ramirez Regalado\",\"doi\":\"10.1109/DCPS.2016.7588297\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We incorporate logic programs (in particular Prolog) into reactive systems. We do this using Logic-labeled finitestate machines (LLFSMs), whose non-event-driven nature results in a deterministic schedule. We also advocate the use of a middleware under the Pull-approach, as opposed to the, currently very common, Push-approach, achieving deterministic semantics and the ability to ensure correctness in both the time and value domains. The deterministic schedule has other advantages, such as bounded resource use for inter-process communication as well as a smaller state space for formal verification. We demonstrate this architecture through a simple case study, contrasting the current prevalent Push approach in ROS [1] with the Pull approach recommended for LLFSMs.\",\"PeriodicalId\":187873,\"journal\":{\"name\":\"2016 1st CPSWeek Workshop on Declarative Cyber-Physical Systems (DCPS)\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 1st CPSWeek Workshop on Declarative Cyber-Physical Systems (DCPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCPS.2016.7588297\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 1st CPSWeek Workshop on Declarative Cyber-Physical Systems (DCPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCPS.2016.7588297","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Architecture for logic programing with arrangements of finite-state machines
We incorporate logic programs (in particular Prolog) into reactive systems. We do this using Logic-labeled finitestate machines (LLFSMs), whose non-event-driven nature results in a deterministic schedule. We also advocate the use of a middleware under the Pull-approach, as opposed to the, currently very common, Push-approach, achieving deterministic semantics and the ability to ensure correctness in both the time and value domains. The deterministic schedule has other advantages, such as bounded resource use for inter-process communication as well as a smaller state space for formal verification. We demonstrate this architecture through a simple case study, contrasting the current prevalent Push approach in ROS [1] with the Pull approach recommended for LLFSMs.