{"title":"模拟电路布局的性能约束生成","authors":"I. Mahmoud","doi":"10.1109/NRSC.1998.711497","DOIUrl":null,"url":null,"abstract":"In this paper, a method for layout constraint generation of analog circuits is presented. The method comprises two phases: primitive recognition and constraint generation. A mixed analytical/knowledge-based technique is proposed. Complexity analysis shows the effectiveness of this method compared with simulation based methods.","PeriodicalId":128355,"journal":{"name":"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-02-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Performance constraints generation for analog circuit layout\",\"authors\":\"I. Mahmoud\",\"doi\":\"10.1109/NRSC.1998.711497\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a method for layout constraint generation of analog circuits is presented. The method comprises two phases: primitive recognition and constraint generation. A mixed analytical/knowledge-based technique is proposed. Complexity analysis shows the effectiveness of this method compared with simulation based methods.\",\"PeriodicalId\":128355,\"journal\":{\"name\":\"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)\",\"volume\":\"69 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-02-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NRSC.1998.711497\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the Fifteenth National Radio Science Conference. NRSC '98 (Cat. No.98EX109)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRSC.1998.711497","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Performance constraints generation for analog circuit layout
In this paper, a method for layout constraint generation of analog circuits is presented. The method comprises two phases: primitive recognition and constraint generation. A mixed analytical/knowledge-based technique is proposed. Complexity analysis shows the effectiveness of this method compared with simulation based methods.