英特尔设计自动化系统

Stephen Nachtsheim
{"title":"英特尔设计自动化系统","authors":"Stephen Nachtsheim","doi":"10.1109/DAC.1984.1585838","DOIUrl":null,"url":null,"abstract":"The Intel Design Automation (DA) System is overviewed within the framework of Intel's business and technological goals. The philosophies and goals that direct development, acquisition, and deployment of DA capabilities throughout Intel are provided as a foundation for a more detailed discussion of specific areas within the total DA system. The \"computing hierarchy\" used within Intel world-wide for design and verification of its products is presented, as well as a high-level picture of the entire DA system for Intel's components products mix. With this overview as a basis, detailed explanations of the Engineering Design Environment (EDeN), Functional Design Verification, Hierarchical Layout Verification, and Circuit Performance Verification are presented.","PeriodicalId":188431,"journal":{"name":"21st Design Automation Conference Proceedings","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1984-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"The Intel Design Automation System\",\"authors\":\"Stephen Nachtsheim\",\"doi\":\"10.1109/DAC.1984.1585838\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Intel Design Automation (DA) System is overviewed within the framework of Intel's business and technological goals. The philosophies and goals that direct development, acquisition, and deployment of DA capabilities throughout Intel are provided as a foundation for a more detailed discussion of specific areas within the total DA system. The \\\"computing hierarchy\\\" used within Intel world-wide for design and verification of its products is presented, as well as a high-level picture of the entire DA system for Intel's components products mix. With this overview as a basis, detailed explanations of the Engineering Design Environment (EDeN), Functional Design Verification, Hierarchical Layout Verification, and Circuit Performance Verification are presented.\",\"PeriodicalId\":188431,\"journal\":{\"name\":\"21st Design Automation Conference Proceedings\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1984-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st Design Automation Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DAC.1984.1585838\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st Design Automation Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1984.1585838","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

英特尔设计自动化(DA)系统在英特尔业务和技术目标的框架内进行概述。指导整个英特尔的数据处理能力的开发、获取和部署的理念和目标是对整个数据处理系统中特定领域进行更详细讨论的基础。介绍了英特尔在全球范围内用于设计和验证其产品的“计算层次结构”,以及英特尔组件产品组合的整个数据处理系统的高级图。在此概述的基础上,详细解释了工程设计环境(EDeN)、功能设计验证、分层布局验证和电路性能验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The Intel Design Automation System
The Intel Design Automation (DA) System is overviewed within the framework of Intel's business and technological goals. The philosophies and goals that direct development, acquisition, and deployment of DA capabilities throughout Intel are provided as a foundation for a more detailed discussion of specific areas within the total DA system. The "computing hierarchy" used within Intel world-wide for design and verification of its products is presented, as well as a high-level picture of the entire DA system for Intel's components products mix. With this overview as a basis, detailed explanations of the Engineering Design Environment (EDeN), Functional Design Verification, Hierarchical Layout Verification, and Circuit Performance Verification are presented.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信