基于逆变器的低功耗,低噪声SC-VGA和8通道流水线S/H模拟波束形成超声成像探头

P. Wang, T. Ytterdal
{"title":"基于逆变器的低功耗,低噪声SC-VGA和8通道流水线S/H模拟波束形成超声成像探头","authors":"P. Wang, T. Ytterdal","doi":"10.1109/ECCTD.2015.7300112","DOIUrl":null,"url":null,"abstract":"This paper presents an inverter-based low-power low-noise switched-capacitor variable gain amplifier (SC-VGA), and an 8-channel sample-and-hold (S/H) analog beamformer (ABF) for 2-6 MHz second harmonic cardiac ultrasound imaging probes. The sampling frequency is 40 MHz in both the SC-VGA and the ABF. The SC-VGA has 8-bit gain control and achieves the dB-in-linear gain range from -14 dB to 32 dB. To suppress the second harmonic distortion (HD2), the SC-VGA completes the single-ended to differential conversion. By using a 2D piezoelectric transducer (PZT) model as the signal source, the SC-VGA performs the signal-to-noise ratio (SNR) of 45.4 dB, HD2 of -50 dB at the output swing of 820 mVpp, and power consumption of 214 μW at a supply voltage of 0.9 V. An 8-channel pipelined S/H ABF based on the SC analog memory following the SC-VGAs can improve the SNR to 54 dB and the HD2 to -54.3 dB. Each channel in the ABF consists of eight SC analog memories, and the total delay is up to 200 ns with the resolution of 25 ns. The summation amplifier in the ABF is an inverter-based differential SC amplifier, and its power consumption is 228 μW at a 0.9 V supply voltage. The simulation is based on 0.18 μm CMOS technology.","PeriodicalId":148014,"journal":{"name":"2015 European Conference on Circuit Theory and Design (ECCTD)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Inverter-based Low-power, low-noise SC-VGA and 8 channel pipelined S/H analog beamformer for ultrasound imaging probes\",\"authors\":\"P. Wang, T. Ytterdal\",\"doi\":\"10.1109/ECCTD.2015.7300112\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an inverter-based low-power low-noise switched-capacitor variable gain amplifier (SC-VGA), and an 8-channel sample-and-hold (S/H) analog beamformer (ABF) for 2-6 MHz second harmonic cardiac ultrasound imaging probes. The sampling frequency is 40 MHz in both the SC-VGA and the ABF. The SC-VGA has 8-bit gain control and achieves the dB-in-linear gain range from -14 dB to 32 dB. To suppress the second harmonic distortion (HD2), the SC-VGA completes the single-ended to differential conversion. By using a 2D piezoelectric transducer (PZT) model as the signal source, the SC-VGA performs the signal-to-noise ratio (SNR) of 45.4 dB, HD2 of -50 dB at the output swing of 820 mVpp, and power consumption of 214 μW at a supply voltage of 0.9 V. An 8-channel pipelined S/H ABF based on the SC analog memory following the SC-VGAs can improve the SNR to 54 dB and the HD2 to -54.3 dB. Each channel in the ABF consists of eight SC analog memories, and the total delay is up to 200 ns with the resolution of 25 ns. The summation amplifier in the ABF is an inverter-based differential SC amplifier, and its power consumption is 228 μW at a 0.9 V supply voltage. The simulation is based on 0.18 μm CMOS technology.\",\"PeriodicalId\":148014,\"journal\":{\"name\":\"2015 European Conference on Circuit Theory and Design (ECCTD)\",\"volume\":\"94 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 European Conference on Circuit Theory and Design (ECCTD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCTD.2015.7300112\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 European Conference on Circuit Theory and Design (ECCTD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCTD.2015.7300112","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种基于逆变器的低功率低噪声开关电容变增益放大器(SC-VGA)和8通道采样保持(S/H)模拟波束形成器(ABF),用于2-6 MHz次谐波心脏超声成像探头。SC-VGA和ABF的采样频率均为40mhz。SC-VGA具有8位增益控制,可实现从-14 dB到32 dB的dB线性增益范围。为了抑制二次谐波失真(HD2), SC-VGA完成单端到差分的转换。采用二维压电换能器(PZT)模型作为信号源,SC-VGA在输出摆幅820 mVpp时信噪比(SNR)为45.4 dB, HD2为-50 dB,电源电压为0.9 V时功耗为214 μW。基于SC模拟存储器的8通道流水线S/H ABF可将信噪比提高到54 dB, HD2提高到-54.3 dB。ABF中的每个通道由8个SC模拟存储器组成,总延迟高达200 ns,分辨率为25 ns。ABF中的求和放大器是基于逆变器的差分SC放大器,在0.9 V电源电压下,其功耗为228 μW。仿真基于0.18 μm CMOS工艺。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Inverter-based Low-power, low-noise SC-VGA and 8 channel pipelined S/H analog beamformer for ultrasound imaging probes
This paper presents an inverter-based low-power low-noise switched-capacitor variable gain amplifier (SC-VGA), and an 8-channel sample-and-hold (S/H) analog beamformer (ABF) for 2-6 MHz second harmonic cardiac ultrasound imaging probes. The sampling frequency is 40 MHz in both the SC-VGA and the ABF. The SC-VGA has 8-bit gain control and achieves the dB-in-linear gain range from -14 dB to 32 dB. To suppress the second harmonic distortion (HD2), the SC-VGA completes the single-ended to differential conversion. By using a 2D piezoelectric transducer (PZT) model as the signal source, the SC-VGA performs the signal-to-noise ratio (SNR) of 45.4 dB, HD2 of -50 dB at the output swing of 820 mVpp, and power consumption of 214 μW at a supply voltage of 0.9 V. An 8-channel pipelined S/H ABF based on the SC analog memory following the SC-VGAs can improve the SNR to 54 dB and the HD2 to -54.3 dB. Each channel in the ABF consists of eight SC analog memories, and the total delay is up to 200 ns with the resolution of 25 ns. The summation amplifier in the ABF is an inverter-based differential SC amplifier, and its power consumption is 228 μW at a 0.9 V supply voltage. The simulation is based on 0.18 μm CMOS technology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信