可配置基带数字收发器,用于Gbps无线60 GHz通信

D. Diamantopoulos, Panagiotis Galiatsatos, A. Karachalios, G. Lentaris, D. Reisis, D. Soudris
{"title":"可配置基带数字收发器,用于Gbps无线60 GHz通信","authors":"D. Diamantopoulos, Panagiotis Galiatsatos, A. Karachalios, G. Lentaris, D. Reisis, D. Soudris","doi":"10.1109/ICECS.2011.6122246","DOIUrl":null,"url":null,"abstract":"The evolution of 60 GHz wireless networks using Orthogonal Frequency Division Multiplexing (OFDM) technique imposed requirements of increased processing in the baseband implementations. The current paper focuses on the design of a pipelined architecture realizing the baseband functions. The design bases on using parallel paths to achieve a throughput of 1.6 Gbps. The number of paths is configured at compile time to be 4, 8 or 16, for achieving maximal throughput by either using cutting edge technology FPGA platforms or target implementations with low cost devices. FPGA implementations validate the results.","PeriodicalId":251525,"journal":{"name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","volume":"2013 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Configurable baseband digital transceiver for Gbps wireless 60 GHz communications\",\"authors\":\"D. Diamantopoulos, Panagiotis Galiatsatos, A. Karachalios, G. Lentaris, D. Reisis, D. Soudris\",\"doi\":\"10.1109/ICECS.2011.6122246\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The evolution of 60 GHz wireless networks using Orthogonal Frequency Division Multiplexing (OFDM) technique imposed requirements of increased processing in the baseband implementations. The current paper focuses on the design of a pipelined architecture realizing the baseband functions. The design bases on using parallel paths to achieve a throughput of 1.6 Gbps. The number of paths is configured at compile time to be 4, 8 or 16, for achieving maximal throughput by either using cutting edge technology FPGA platforms or target implementations with low cost devices. FPGA implementations validate the results.\",\"PeriodicalId\":251525,\"journal\":{\"name\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"volume\":\"2013 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2011.6122246\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2011.6122246","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

采用正交频分复用(OFDM)技术的60ghz无线网络的发展对基带实现的处理提出了更高的要求。本文的重点是设计一种实现基带功能的流水线架构。该设计基于使用并行路径实现1.6 Gbps的吞吐量。在编译时配置路径的数量为4、8或16,以便通过使用尖端技术的FPGA平台或低成本设备的目标实现实现最大吞吐量。FPGA实现验证了结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Configurable baseband digital transceiver for Gbps wireless 60 GHz communications
The evolution of 60 GHz wireless networks using Orthogonal Frequency Division Multiplexing (OFDM) technique imposed requirements of increased processing in the baseband implementations. The current paper focuses on the design of a pipelined architecture realizing the baseband functions. The design bases on using parallel paths to achieve a throughput of 1.6 Gbps. The number of paths is configured at compile time to be 4, 8 or 16, for achieving maximal throughput by either using cutting edge technology FPGA platforms or target implementations with low cost devices. FPGA implementations validate the results.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信