用于5G NR应用的41 ghz 19.4 dbm PSATCMOS多尔蒂功率放大器

Zheng Li, Zixin Chen, Qiaoyu Wang, Junqing Liu, Jian Pang, A. Shirane, K. Okada
{"title":"用于5G NR应用的41 ghz 19.4 dbm PSATCMOS多尔蒂功率放大器","authors":"Zheng Li, Zixin Chen, Qiaoyu Wang, Junqing Liu, Jian Pang, A. Shirane, K. Okada","doi":"10.1109/ICTA56932.2022.9962970","DOIUrl":null,"url":null,"abstract":"In this paper, a 41-GHz Doherty power amplifier (PA) in a standard 65nm CMOS technology is presented for 5G New Radio (NR) applications. The PA implements transformer-based parallel-combined Doherty structure to enhance the power-added efficiency (PAE). And the tunable 90° hybrid is proposed for out-put phase compensation. This work achieves a saturated output power (PSAT) of 19.4dBm and an OP1dB of 18.6dBm at 41.5GHz under 1-V power supply. The peak PAE and the PAE at 6-dB out-put power back-off (PBO) are 30.4% and 19.2%, respectively. The core chip area is 0.22 mm2with a static power consumption of 76mW.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 41-GHz 19.4-dBm PSATCMOS Doherty Power Amplifier for 5G NR Applications\",\"authors\":\"Zheng Li, Zixin Chen, Qiaoyu Wang, Junqing Liu, Jian Pang, A. Shirane, K. Okada\",\"doi\":\"10.1109/ICTA56932.2022.9962970\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a 41-GHz Doherty power amplifier (PA) in a standard 65nm CMOS technology is presented for 5G New Radio (NR) applications. The PA implements transformer-based parallel-combined Doherty structure to enhance the power-added efficiency (PAE). And the tunable 90° hybrid is proposed for out-put phase compensation. This work achieves a saturated output power (PSAT) of 19.4dBm and an OP1dB of 18.6dBm at 41.5GHz under 1-V power supply. The peak PAE and the PAE at 6-dB out-put power back-off (PBO) are 30.4% and 19.2%, respectively. The core chip area is 0.22 mm2with a static power consumption of 76mW.\",\"PeriodicalId\":325602,\"journal\":{\"name\":\"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICTA56932.2022.9962970\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICTA56932.2022.9962970","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种采用标准65nm CMOS技术的41 ghz Doherty功率放大器(PA),用于5G新无线电(NR)应用。PA采用基于变压器的并联Doherty结构,提高了功率附加效率(PAE)。提出了一种可调谐的90°混合式输出相位补偿方法。在1v电源下,在41.5GHz下实现了19.4dBm的饱和输出功率(PSAT)和18.6dBm的OP1dB。输出功率回退(PBO)时的峰值PAE和PAE分别为30.4%和19.2%。核心芯片面积为0.22 mm2,静态功耗为76mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 41-GHz 19.4-dBm PSATCMOS Doherty Power Amplifier for 5G NR Applications
In this paper, a 41-GHz Doherty power amplifier (PA) in a standard 65nm CMOS technology is presented for 5G New Radio (NR) applications. The PA implements transformer-based parallel-combined Doherty structure to enhance the power-added efficiency (PAE). And the tunable 90° hybrid is proposed for out-put phase compensation. This work achieves a saturated output power (PSAT) of 19.4dBm and an OP1dB of 18.6dBm at 41.5GHz under 1-V power supply. The peak PAE and the PAE at 6-dB out-put power back-off (PBO) are 30.4% and 19.2%, respectively. The core chip area is 0.22 mm2with a static power consumption of 76mW.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信