X. Yu, Yuanfeng Sun, W. Rhee, Sangsoo Ko, Wooseung Choo, Byeong-ha Park, Zhihua Wang
{"title":"采用5阶ΔΣ调制和加权FIR滤波的65nm CMOS 3.6GHz分数n锁相环","authors":"X. Yu, Yuanfeng Sun, W. Rhee, Sangsoo Ko, Wooseung Choo, Byeong-ha Park, Zhihua Wang","doi":"10.1109/ASSCC.2009.5357183","DOIUrl":null,"url":null,"abstract":"A 3.6GHz fractional-N PLL utilizing high-order digital modulation and weighted 13-tap finite impulse response (FIR) filtering for low spur and enhanced noise reduction is implemented in 65nm CMOS. The prototype PLL exhibits nearly −100dBc/Hz in-band noise contribution and −126.8dBc/Hz phase noise at a 3MHz offset from a 1.8GHz carrier. With 5th-order single-loop ΔΣ modulation, the fractional spur levels of −65.6dBc and −58.5dBc are achieved within the bandwidth and near the bandwidth, respectively.","PeriodicalId":263023,"journal":{"name":"2009 IEEE Asian Solid-State Circuits Conference","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A 65nm CMOS 3.6GHz fractional-N PLL with 5th-order ΔΣ modulation and weighted FIR filtering\",\"authors\":\"X. Yu, Yuanfeng Sun, W. Rhee, Sangsoo Ko, Wooseung Choo, Byeong-ha Park, Zhihua Wang\",\"doi\":\"10.1109/ASSCC.2009.5357183\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 3.6GHz fractional-N PLL utilizing high-order digital modulation and weighted 13-tap finite impulse response (FIR) filtering for low spur and enhanced noise reduction is implemented in 65nm CMOS. The prototype PLL exhibits nearly −100dBc/Hz in-band noise contribution and −126.8dBc/Hz phase noise at a 3MHz offset from a 1.8GHz carrier. With 5th-order single-loop ΔΣ modulation, the fractional spur levels of −65.6dBc and −58.5dBc are achieved within the bandwidth and near the bandwidth, respectively.\",\"PeriodicalId\":263023,\"journal\":{\"name\":\"2009 IEEE Asian Solid-State Circuits Conference\",\"volume\":\"65 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE Asian Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2009.5357183\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2009.5357183","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 65nm CMOS 3.6GHz fractional-N PLL with 5th-order ΔΣ modulation and weighted FIR filtering
A 3.6GHz fractional-N PLL utilizing high-order digital modulation and weighted 13-tap finite impulse response (FIR) filtering for low spur and enhanced noise reduction is implemented in 65nm CMOS. The prototype PLL exhibits nearly −100dBc/Hz in-band noise contribution and −126.8dBc/Hz phase noise at a 3MHz offset from a 1.8GHz carrier. With 5th-order single-loop ΔΣ modulation, the fractional spur levels of −65.6dBc and −58.5dBc are achieved within the bandwidth and near the bandwidth, respectively.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
