{"title":"用于多频段GSM应用的直接转换收发器","authors":"J. Strange, S. Atkinson","doi":"10.1109/RFIC.2000.854409","DOIUrl":null,"url":null,"abstract":"The use of direct conversion receiver topologies has been marked by many technical problems, particularly when used in a TDMA environment. This paper describes a receiver architecture that overcomes many of the traditional problems associated with direct conversion. This architecture has been applied in the design of a GSM multi-band transceiver that also features a development of the offset PLL transmitter together with a fast locking fractional-N synthesizer.","PeriodicalId":305585,"journal":{"name":"2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"44","resultStr":"{\"title\":\"A direct conversion transceiver for multi-band GSM application\",\"authors\":\"J. Strange, S. Atkinson\",\"doi\":\"10.1109/RFIC.2000.854409\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The use of direct conversion receiver topologies has been marked by many technical problems, particularly when used in a TDMA environment. This paper describes a receiver architecture that overcomes many of the traditional problems associated with direct conversion. This architecture has been applied in the design of a GSM multi-band transceiver that also features a development of the offset PLL transmitter together with a fast locking fractional-N synthesizer.\",\"PeriodicalId\":305585,\"journal\":{\"name\":\"2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096)\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-06-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"44\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2000.854409\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2000.854409","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A direct conversion transceiver for multi-band GSM application
The use of direct conversion receiver topologies has been marked by many technical problems, particularly when used in a TDMA environment. This paper describes a receiver architecture that overcomes many of the traditional problems associated with direct conversion. This architecture has been applied in the design of a GSM multi-band transceiver that also features a development of the offset PLL transmitter together with a fast locking fractional-N synthesizer.