CMOS节能单位全加法器的设计

{"title":"CMOS节能单位全加法器的设计","authors":"M. Kumar, S. Pandey, S. Arya","doi":"10.1007/978-3-642-22577-2_23","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":383833,"journal":{"name":"International Conference on High Performance Architecture and Grid Computing","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-07-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Design of CMOS Energy Efficient Single Bit Full Adders\",\"authors\":\"M. Kumar, S. Pandey, S. Arya\",\"doi\":\"10.1007/978-3-642-22577-2_23\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":383833,\"journal\":{\"name\":\"International Conference on High Performance Architecture and Grid Computing\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-07-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on High Performance Architecture and Grid Computing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/978-3-642-22577-2_23\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on High Performance Architecture and Grid Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-3-642-22577-2_23","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}