结构化可配置控制器的逻辑设计

2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA) Pub Date : 2012-12-13 DOI:10.1109/NESEA.2012.6474022

J. Tkacz, M. Adamski

{"title":"结构化可配置控制器的逻辑设计","authors":"J. Tkacz, M. Adamski","doi":"10.1109/NESEA.2012.6474022","DOIUrl":null,"url":null,"abstract":"The paper is concentrated on behavioral and structural specification of reconfigurable logic controllers (RLC). The initial description is given as a hierarchical modular control interpreted Petri net. On the abstract level of the logic synthesis specification is written in propositional sequent language. Rapid modeling and synthesis in FPGA can be done directly from expressions, written in the hardware description language, for example in VHDL.","PeriodicalId":245642,"journal":{"name":"2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Logic design of structured configurable controllers\",\"authors\":\"J. Tkacz, M. Adamski\",\"doi\":\"10.1109/NESEA.2012.6474022\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper is concentrated on behavioral and structural specification of reconfigurable logic controllers (RLC). The initial description is given as a hierarchical modular control interpreted Petri net. On the abstract level of the logic synthesis specification is written in propositional sequent language. Rapid modeling and synthesis in FPGA can be done directly from expressions, written in the hardware description language, for example in VHDL.\",\"PeriodicalId\":245642,\"journal\":{\"name\":\"2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-12-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NESEA.2012.6474022\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NESEA.2012.6474022","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 12

摘要

本文主要研究可重构逻辑控制器(RLC)的行为规范和结构规范。初始描述为解释Petri网的分层模块化控制。在抽象层次上，逻辑综合规范用命题序贯语言书写。FPGA中的快速建模和综合可以直接从用硬件描述语言(例如VHDL)编写的表达式中完成。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Logic design of structured configurable controllers

The paper is concentrated on behavioral and structural specification of reconfigurable logic controllers (RLC). The initial description is given as a hierarchical modular control interpreted Petri net. On the abstract level of the logic synthesis specification is written in propositional sequent language. Rapid modeling and synthesis in FPGA can be done directly from expressions, written in the hardware description language, for example in VHDL.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA)

自引率

0.00%

发文量