J. A. Butts, Brannon Batson, Jack C. Chao, Martin M. Deneroff, R. Dror, Christopher H. Fenton, Anthony Forte, Joseph Gagliardo, Gennette Gill, Brian Greskamp, J. P. Grossman, C. R. Ho, J. Kuskin, Richard H. Larson, T. Layman, L. Lee, Chester Li, Shark Yeuk-Hai Mok, Mark A. Moraes, Rolf Mueller, Lawrence J. Nociolo, Jon, L., Peticolas, Terry Quan, D. Ramot, Naseer Siddique, Jochen Spengler, P. T. P. Tang, Michael Theobald, Horia Toma, Brian Towles, Stanley C. Wang, David, É., Shaw
{"title":"ANTON 2芯片是第二代分子动力学专用集成电路","authors":"J. A. Butts, Brannon Batson, Jack C. Chao, Martin M. Deneroff, R. Dror, Christopher H. Fenton, Anthony Forte, Joseph Gagliardo, Gennette Gill, Brian Greskamp, J. P. Grossman, C. R. Ho, J. Kuskin, Richard H. Larson, T. Layman, L. Lee, Chester Li, Shark Yeuk-Hai Mok, Mark A. Moraes, Rolf Mueller, Lawrence J. Nociolo, Jon, L., Peticolas, Terry Quan, D. Ramot, Naseer Siddique, Jochen Spengler, P. T. P. Tang, Michael Theobald, Horia Toma, Brian Towles, Stanley C. Wang, David, É., Shaw","doi":"10.1109/hotchips.2014.7478807","DOIUrl":null,"url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation on the special features, supercomputing capabilities; system design and architectures, processing capabilities, and targeted markets for D.E. Shaw Research's ANTON2 chip, a massively parallel supercomputer.","PeriodicalId":299263,"journal":{"name":"2014 IEEE Hot Chips 26 Symposium (HCS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"The ANTON 2 chip a second-generation ASIC for molecular dynamics\",\"authors\":\"J. A. Butts, Brannon Batson, Jack C. Chao, Martin M. Deneroff, R. Dror, Christopher H. Fenton, Anthony Forte, Joseph Gagliardo, Gennette Gill, Brian Greskamp, J. P. Grossman, C. R. Ho, J. Kuskin, Richard H. Larson, T. Layman, L. Lee, Chester Li, Shark Yeuk-Hai Mok, Mark A. Moraes, Rolf Mueller, Lawrence J. Nociolo, Jon, L., Peticolas, Terry Quan, D. Ramot, Naseer Siddique, Jochen Spengler, P. T. P. Tang, Michael Theobald, Horia Toma, Brian Towles, Stanley C. Wang, David, É., Shaw\",\"doi\":\"10.1109/hotchips.2014.7478807\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article consists of a collection of slides from the author's conference presentation on the special features, supercomputing capabilities; system design and architectures, processing capabilities, and targeted markets for D.E. Shaw Research's ANTON2 chip, a massively parallel supercomputer.\",\"PeriodicalId\":299263,\"journal\":{\"name\":\"2014 IEEE Hot Chips 26 Symposium (HCS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE Hot Chips 26 Symposium (HCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/hotchips.2014.7478807\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Hot Chips 26 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/hotchips.2014.7478807","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The ANTON 2 chip a second-generation ASIC for molecular dynamics
This article consists of a collection of slides from the author's conference presentation on the special features, supercomputing capabilities; system design and architectures, processing capabilities, and targeted markets for D.E. Shaw Research's ANTON2 chip, a massively parallel supercomputer.