安排半导体设备测试操作

Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium Pub Date : 1996-10-14 DOI:10.1109/IEMT.1996.559792

T. Carmon-Freed

{"title":"安排半导体设备测试操作","authors":"T. Carmon-Freed","doi":"10.1109/IEMT.1996.559792","DOIUrl":null,"url":null,"abstract":"The problem of planning and scheduling the production of test facilities to maximize throughput and minimize cost has, therefore, been gaining importance for semiconductor manufacturers. In this paper, a classification scheme for semiconductor device testing environments is presented and various testing environments are described in detail. The mathematical models describing these test environments, and software packages intended to provide scheduling solutions for semiconductor device testing are mentioned.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Scheduling semiconductor device test operations\",\"authors\":\"T. Carmon-Freed\",\"doi\":\"10.1109/IEMT.1996.559792\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The problem of planning and scheduling the production of test facilities to maximize throughput and minimize cost has, therefore, been gaining importance for semiconductor manufacturers. In this paper, a classification scheme for semiconductor device testing environments is presented and various testing environments are described in detail. The mathematical models describing these test environments, and software packages intended to provide scheduling solutions for semiconductor device testing are mentioned.\",\"PeriodicalId\":177653,\"journal\":{\"name\":\"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-10-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMT.1996.559792\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559792","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

因此，对于半导体制造商来说，计划和安排测试设备的生产以最大化吞吐量和最小化成本的问题已经变得越来越重要。本文提出了半导体器件测试环境的分类方案，并对各种测试环境进行了详细的描述。文中提到了描述这些测试环境的数学模型，以及为半导体器件测试提供调度解决方案的软件包。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Scheduling semiconductor device test operations

The problem of planning and scheduling the production of test facilities to maximize throughput and minimize cost has, therefore, been gaining importance for semiconductor manufacturers. In this paper, a classification scheme for semiconductor device testing environments is presented and various testing environments are described in detail. The mathematical models describing these test environments, and software packages intended to provide scheduling solutions for semiconductor device testing are mentioned.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium

自引率

0.00%

发文量