M. Duan, B. Cheng, C. Bailón, F. Adamu-Lema, P. Asenov, C. Millar, P. Pfaeffli, A. Asenov
{"title":"记忆用Z2FET老化诱导时间相关变异性的建模","authors":"M. Duan, B. Cheng, C. Bailón, F. Adamu-Lema, P. Asenov, C. Millar, P. Pfaeffli, A. Asenov","doi":"10.1109/SISPAD.2018.8551718","DOIUrl":null,"url":null,"abstract":"Z2FET is a promising integrated DRAM device to replace the traditional 1 transistor 1 capacitor DRAM [1–4]. Memory products always require minimum cell size, high density and large volume memory arrays in the limited chip real estate. However, the downscaling of Z2FET dimensions leads to severe variability issues. A novel simulation methodology has been already proposed [5] to investigate the initial Z2FET Statistical Variability (SV), but the aging induced Time Dependent Variability (TDV) has never been considered.","PeriodicalId":170070,"journal":{"name":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"105 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Modelling on Aging Induced Time Dependent Variability of Z2FET for Memory Applications\",\"authors\":\"M. Duan, B. Cheng, C. Bailón, F. Adamu-Lema, P. Asenov, C. Millar, P. Pfaeffli, A. Asenov\",\"doi\":\"10.1109/SISPAD.2018.8551718\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Z2FET is a promising integrated DRAM device to replace the traditional 1 transistor 1 capacitor DRAM [1–4]. Memory products always require minimum cell size, high density and large volume memory arrays in the limited chip real estate. However, the downscaling of Z2FET dimensions leads to severe variability issues. A novel simulation methodology has been already proposed [5] to investigate the initial Z2FET Statistical Variability (SV), but the aging induced Time Dependent Variability (TDV) has never been considered.\",\"PeriodicalId\":170070,\"journal\":{\"name\":\"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"volume\":\"105 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SISPAD.2018.8551718\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2018.8551718","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Modelling on Aging Induced Time Dependent Variability of Z2FET for Memory Applications
Z2FET is a promising integrated DRAM device to replace the traditional 1 transistor 1 capacitor DRAM [1–4]. Memory products always require minimum cell size, high density and large volume memory arrays in the limited chip real estate. However, the downscaling of Z2FET dimensions leads to severe variability issues. A novel simulation methodology has been already proposed [5] to investigate the initial Z2FET Statistical Variability (SV), but the aging induced Time Dependent Variability (TDV) has never been considered.